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Abstract 
With lhe advent of cost-effective massively parallel computers, researchers conjecture that 
the future concurrent constraint programmin~ system is composed of a massively parallel con- 
straint solver as the back-end with a concurrent inference engine as the front-end (Cohen, 
Comm. ACM 33 (7) (1990) 52 68). This paper represents, to the best of our knowledge, the 
first attempt to build a concurrent constraint programming system on a massively parallel 
S IMD computer. A COl]current constraint programming language called Firebird is presented. 
I-irebird can handlejinite domain constraints and supports both concurrency and data-paral- 
lelism. As a result, it is suitable for implementation on both multiprocessors and SIMD com- 
puters. Concurrency arises from the slre(lnl and-l~arallelism of committed-choice lo~,,ic 
pro eramming lang, uages. Our S IMD implementation supports or-parallelism but stream and- 
parallelism is implemented sequentially. In a mmdeterministic derit:ation sty7), one of the do- 
main variables is selected to create a choice point. All possible alternatives are attempted in 
parallel. Data-parallelism is exploited in the resulting or-parallel execution. In this paper. 
we first present the Firebird computation model. We then present an S IMD implementatiola 
of the Firebird language on the DECmpp massively parallel computer based on the &aa-par- 
allel abstract machine (DPAM). A performance analysis of the system is also present- 
ed. (~3 1998 Elsevier Science Inc. All rights reserved. 
!. Introduction 
Comurrent constraint programming [35] is a promising approach to solving a large 
class of real world problems in areas such as scheduling and operations research. Ex- 
amples include the car sequencing problem [16] and time-table scheduling [55]. In- 
stead of giving instructions on how to solve a problem, constraints are 
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declarafively specified in a concurrent constraint program. The actual computation 
is carried out by logic" inference and constraint satisfaction [44]. 
With the advent of cost-effective massively parallel computers, researchers conjec- 
ture that the future concurrent constraint programming system is composed of a mas- 
sively parallel constraint solver as the back-end with a concurrent inference ngine as 
the front-end [11]. This paper represents, to the best of our knowledge, the first at- 
tempt to build a concurrent constraint programming system on a massively parallel 
SIMD (single instruction, multiple data) computer. 
Shared-memory multiprocessors have been regarded as the architecture of choice 
in traditional concurrent constraint programming research. Efficient implementa- 
tions with near linear speedup has been reported [13,12] but the inherent bus conten- 
tion bottleneck of this architecture makes massive parallelism impossible. Therefore, 
we have chosen one of the most scalable architectures instead - the SIMD architec- 
ture with distributed local memory. 
Finite domain constraints have been successfully embedded in languages employ- 
ing the Andorra model [54], as in Pandora [2], Andorra I [20], cc(FD) [52], AKL [22] 
and AKL(FD) [8]. However, we devise a new framework for embedding finite do- 
main constraints in a concurrent constraint programming language, called the Fire- 
bird computation model. The Firebird computation model is inspired by the Andorra 
model but is semantically different from it. In the Firebird computation model, com- 
mitted-choice indeterminism is integrated with don't know nondeterminism by intro- 
ducing the notion of domain-variable-based nondeterminism. In an indeterministic 
derivation step, execution consists of guard tests, commitment, output unification 
and spawning in the same manner as committed-choice languages. In a nondetermin- 
istic derivation step, one of the domain variables in the system is chosen and all pos- 
sible values in its domain are attempted in an or-parallel manner. Alternatively, a
choice point based on the domain variable is set up and each possible value in its do- 
main is attempted by backtracking. A new finite domain constraint language called 
Firebird, which employs the Firebird computation model, is designed. Its syntax is 
similar to mainstream concurrent logic programming languages, and in particular, 
[tat GHC (guarded Horn clauses) [49]. 
Firebird could be implemented efficiently on many architectures. On sequential 
machines and shared-memory multiprocessors it is expected to be more efficient han 
languages using the Andorra model because no determinacy test is needed. On data- 
parallel computers, or-parallelism is exploited by attempting all possible values in the 
domain of a variable in parallel after the variable has been labeled i [50]. In this way, 
thousands of finite domain constraints can be solved in a single step, 
In the rest of this section, we present he preliminaries. The Firebird language i,s 
introduced in Section 2. The data-parallel xecution model, its implementation and 
evaluation are presented in Sections 3-6. We compare SIMD MultiLog [36] to Fire- 
bird in Section 7. Finally, we conclude and give suggestions of future work in Sec- 
tion 8. 
I To label a domain-var iab le  means to instant iate a domain-var iab le  by at tempt ing  each value in its 
domain  one by one. 
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1.1. Concurrent constraint programming 
105 
ALPS [31] is a scheme to integrate constraint logic programming and concurrent 
logic programming. Saraswat [34,35] developed the ideas further by introducing the 
concurrent constraint programming.framework. Computation is modeled as the in- 
teraction of concurrent, cooperating agents 2 exchanging information via a global 
store, which is a conjunction of constraints. An agent may assert (tell) new con- 
straints to the store, as well as inquire (ask) whether a constraint is implied (entailed) 
by the store. The constraints in the store must be consistent (sati~fi'able), or the com- 
putation aborts. 
Since each tell constraint is conjoined to the current store, the store is monotoni- 
eally refined. As a result, a successful ask operation will remain successful through- 
out the rest of the computation. Thus, synchronization can be achieved by blocking 
ask an agent blocks until the store is refined enough to entail or reject the con- 
straint il wants to ask. It remains blocked until some other concurrently executing 
agents have added enough information to the store so that it is strong enough to en- 
tail or reject the ask constraint. 
1.2. Finite domain constraints 
A domain is a finite nonempty set of constants. A domain variabh,, or simply a d- 
variable, is a variable which ranges over a domain. 
Recent treatment of finite domain constraints in the concurrent constraint pro- 
gramming framework, as in cc(FD) [52], clp(FD) [15], AKL [22] and AKL(FD) [8] 
represents a domain variable x with domain d as a constraint x E d. As constraints 
are added to the store, the domain of each related variable shrinks, until it becomes a
singleton or becomes empty, For example, x may take any value for 1 to 10 initially. 
A constraint x > 4 will rule out some of the values ({ 1,. . . ,  4}) in d. Now x can only 
range from 5 to 10. When a constraint x < 6 is added, the domain of x becomes a
singleton, and x = 5 is now entailed by the store. 
The reader is referred to Van Hentenryck's book [50] for a full treatment of finite 
domain constraints in the traditional logic programming framework [30]. It is sum- 
marized as follows. Ordinary variables are termed h-variables (h stands for Her- 
brand). A d-variable x with domain d is denoted by x d. The unification algorithm 
must be modified to support d-variables. The modified algorithm is termed d-un(fi- 
cation. When an h-variable is unified with a d-variable, the former is bound to the 
latter. When a constant c is unified with a d-variable xJ, x is bound to c if c is in 
d. Otherwise the unification fails. When two d-variables, x '~ and f ,  are unified, both 
of them are bound to the &variable zf where f = d n e. I f f  is a singleton {c}, both 
~ariables are bound to be constant c. If f is empty, the unification fails. SLD-reso- 
lution e~tended with d-unification is termed SLDD-resolution. However, the intro- 
duction of d-unification alone is insufficient to solve finite domain constraints 
efficiently. Disequality, inequality, (arithmetic) equality constraints, and even user- 
defined constraints, must also be handled. The forward cheeking and looking ahead 
2 An agent corresponds to an atom in traditional logic programming. 
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[50] inference rules are introduced as both a theoretical basis and an implementation 
scheme for such constraints. 
2. The Firebird language 
The semantics of Firebird is based on the formalism of ALPS [31]. The domain 
theory D allows constraints of finite set membership over constants. 
2.1. Syntax 
The syntax of Firebird is almost identical to that of flat GHC [49]. A program P 
consists of one or more clauses. A clause is of the form 
H +-GIB ,  B' 
where H is an atom called the head of the clause, G is a conjunction of ask con- 
straints, B is a conjunction of atoms and B' a conjunction of tell constraints, assum- 
ing that all head matchings have been transformed to ask constraints, using the 
method of transforming head matchings to guard tests in Parlog [10]. Logically, 
the commit operator "1" is to be read as conjunction. 
A domain variable x with domain 6 is represented by a variable x and a constraint 
xEc~. 
2.2. Firebird computation model 
The Firebird computation model is a new approach to handle finite domain con- 
straints in concurrent constraint programming languages. Unlike the Andorra com- 
putation model [54] in which nondeterministic goals are the basis for setting up choice 
points or exploiting or-parallelism, the Firebird computation model uses domain 
variables instead. There are two kinds of derivation steps in Firebird, called the in- 
deterministic derivation step and the nondeterministic derivation step. 
We define a goal G to be a multiset A of atoms plus a set C of constraints. A set of 
constraints C is consistent if and only if D ~ (3)C, where (3) denotes existential clo- 
sure. G and its multisets of atoms and sets of constraints are annotated by a (possibly 
empty) list a of nonnegative integers and subscripted by an integer i, i.e. 
G] = (A~ U C7). 3 A query is represented as Go = (A0 U Co) annotated by an empty 
list of nonnegative integers. 
Definition 2.1. A derivation step using the Firebird computation model from a goal 
G~ = (AT U CJ) to a goal G~I = (Aj U C)), written as 
Gs F 
is defined as follows: 
3 Intuitively, the superscript a identifies which choices have been made for domain variables, and the 
subscript i is the number of indeterministic derivation step taken since the last nondeterministic derivation 
step (i.e. labeling). 
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1. If there is any atom A ~ A 7 and there is a clause H ~ G ! B, B' in the program such 
that A can commit to that clause subject to the commit law stated in Section 2.3, 
then j i + 1, r = or, A~ = (A~ \ {A}) U B and C; = Q u {A - H} O G u B'. This 
is called an indeterministic derivation step. I f  there is only one clause that A can 
commit to, and all the other clauses are invalidated or unsatL~Tiable, then the der- 
ivation step is called a deterministic derivation step. 
2. Let {~ denote the complement of a set 6 with respect to the Herbrand 
universe. If there is a constraint (x E 6), where ~5 is a finite domain, such that 
D ~- C[ - -  (x C 6Ax  ~6)  and (3 = {a l  . . . . .  a,,}, , > 1, where al . . . . .  a,, are con- 
stants in the Herbrand universe, then j 0. r ~r.k, A} =A7 and 
C~ c, ~ u (x at-), 1 ~< k ~< n provided that C,7 A (x -- a/,) is consistent. This condi- 
tion ensures that 6 contains all and only those values .v can take. Here "." is the 
"append" operator. This is called a nondeterministic derivation step. x is said to be 
labeled. 
3. The indeterministic derivation step and the nondeterministic derivation step are 
the only derivation steps allowed. If both the indeterministic derivation step 
and the nondeterministic derivation step are applicable, only one of them will 
be 
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D ~ ~(3)(A = H A ~7 A G) 
2.4. Partition 
Definition 2.2. The Firebird search tree is a tree such that each node is a goal, the root 
is the query Go, and G~ H G~ if and only if G~ is a child of G]. 
F 
A Firebird search tree is similar to an SLD-tree [30] in logic programming. 
Definition 2.3. A partition is a sequence of goals G], Gi~+l,..., Gi~+,, n >~ 1, such that 
1. Either G~ is the root of the Firebird search tree, or some G is the parent of G~i in 
the Firebird search tree and G ~ G~ is a nondeterministic derivation step. 
2. For all j , i ~<j ~< i + n - 1, Gf¢ ~ G/+ 1 is an indeterministic derivation step. 
3. Either Gi+ n is a leaf of the Firebird search tree or it has a child G' such that 
Gi+, H G' is a nondeterministic derivation step. 
F 
In other words, a partition is defined to be a derivation sequence in between two 
nondeterministic derivations. The solid line in Fig. 1 indicates a partition and its re- 
lationship to a Firebird search tree. 
2.5. Clause-based nondeterminism 
Firebird, though a committed-choice language, is by no means less expressive 
than a language adopting the Andorra model [54] (e.g. Pandora [2]). We are not ad- 
dressing the transformation of or-parallel programs with don't know nondetermin- 
ism to committed-choice, and-parallel programs with don't care indeterminism in 
this section, but we show that clause-based nondeterminism can be emulated using 
domain-variable-based nondeterminism. A nai've way of mechanically translating 
flat Pandora [2] programs to Firebird is as follows. For each don't know flat Pandora 
procedure p 
• •°, ,, 
.;.:.'... 
°"°  ,'" i ", " ' ,  
o• 
Fig. 1. Partition and Firebird search tree. 
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PO:L, ..,x~) ~ GIj,...,GI,,,,, B1, 
p(.rl . . . . .  rt) ~ G=I ..,G~.,,,~ B,. 
p(.rl, . . , . r l )  - -  G,,j . . ,  G ........ B,,. 
where n is the number of clauses and m, is the number of  ask constraints in clause i. 
construct a Firebird clause 
p(x ,  . . . . . .  x I1 , . . . , ,  } ,  a j  . . . .  , x ,  x ) , . .  . , . . . . .  xt, 
where al (xl , . . .  ,x/,x) . . . .  , a, ,(xl , .  . . . .  r~,x) are new atoms and x is a new domain vari- 
able which does not appear in p(xl  . . . . .  xz) or any G,.~.B. For each ask constraint 
G,.~, 1 ~ i ~ n, 1 ~ j ~ mi, add a clause 
ai(xl . . . . . .  v/.x) ~-- ~Gi j  Ix  v A i, 
a'here ~G,./denotes the negation of  G~./. Finally, add 
ai(xl . . . .  ,_r/.x) ~--x : i I Gi.1 . . . . .  G ....... B i 
for each i, I ~< i <~ n. The idea is to use x to denote the set of  candidate clauses. If any 
ask constraint in clause i fails, i will be removed from the domain of  x and clause i 
will new:r be considered a candidate clause. If only clause i is satisfiable, the domain 
of x will become a singleton, resulting in a commitment to clause i. After commit- 
ment, to force G, , I  . . . .  ,Gi  ..... to be true, they are told to the store as in ALPS [31] 
and the Andorra model [54]. Finally, if a deadlock occurs, r will be labeled by the 
system using nondeterministic derivation and as a result all the satisfiable clauses will 
be attempted. The decision graph compilation technique for nondeterminate concur- 
rent logic programs [26] can be used in place of  our naive translation algorithm. 
2.6. P rogramming in F i rehird 
In Firebird programs, domain variables are specified by L in A..B. L must be a list 
and A, B must be integers. A new domain variable with domain {A . . . . .  B} will be uni- 
fied with each element of  list L. For example, 
Ix] in 1..i0. 
[A: B, C] in  i . . lO0. 
In the first example, [X] in  1..10, X is bound to a domain variable with domain 
{1 . . . . .  10}. In the second example, [A,B,C] in  1..100, A,B and C are bound to three 
distinct domain variables. The domains of  all the three domain variables are 
{1 . . . .  ,100}.  
If  any element in the list L is not unifiable with a domain variable with domain 
{A . . . .  , B} the predicate fails. 
If :://2 is used in place of in /2,  the d-variables created will never be subject to a 
nondeterministic derivation step. 
The reader may think a list is unnecessary when the domain of  a single domain 
variable is specified. Thus 
[x] i..io, 
[A,B,C 1 in l..iO0. 
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However, in a concurrent language there is no top-down, lento-right execution 
order. One may write the following query 
L = [A,B,C], L in 1..10. 
If L in 1..10 is executed first, L becomes a domain variable. When L = [A, B, C] is 
executed a domain variable is unified with a list, resulting in a failure. Hence a list is 
required on the left-hand side of in/2,  even when only a single domain variable is 
involved. 
We can use in/2 to create a list of domain variables at once for programming con- 
venience, in /2 is only syntactic sugar and is different from the logical E. An alterna- 
tive approach is to use two separate predicates, in /2 and a l l_ in /2,  for a single 
domain variable and a list of domain variables respectively, as in FD-Parlog [43,29]. 
Permitted ask and tell constraints include equality ((4 =), disequality ((4\ =), in- 
equality (4¢ <, (4 =<, 4P > and 4¢ >=) on any linear expressions. Unify (=)  and 
mismatch (\ =) work on all terms (including d-variables) but they do not interpret 
expressions. For example, 5\ = 2 + 2 fails because 2 + 2 is treated as a term, but 
5 #\ = 2 + 2 succeeds. 
Under certain circumstances, Firebird can infer the domain of a variable from 
constraints and other variables automatically. Suppose there is a tell constraint 
X = Y + Z, where X is an unbound h-variable and Y, Z are unbound -variables with 
domain {0, . . . ,5}.  In Firebird, X is bound to a domain variable with domain 
{0, . . . ,  10} automatically. The evaluation of a linear equality constraint ~ aix, = 0 
is divided into two phases. In the first phase, the overall minimum and maximum 
of ~ aix, is calculated. In this phase, if there is only one unbound h-variable aJ, it 
will be skipped in the minimum/maximum calculation. If there are two or more un- 
bound h-variables, a suspension will result. In the second phase, if there is only one 
unbound h-variable a/, we have already calculated the minimum/maximum of 
Z aixi .  
i#y 
Since 
-a jx j  : ~ '~aiX i ,  
XJ will be bound to a new domain variable 
[Fmin(~i~jaixi~l,[max(~i#J~-ixilI]. 
xj E -a /  /1 '  \ -a j  
2. 6.1. n- Queens 
Program 2.1 is a Firebird program which solves the n-queens problem: 
Program 2.1. n--Queens program. 
queen(N,L) : -  gen_list(N,L), L in I..N, constraint(L). 
constraint([ ]). 
constraint([X I T]) :- safe(X, T, I), constraint(T). 
safe(X~ [],N). 
safe(X,[YIT],N) :- noattack(X, Y, N), N2 is N+ i, safe(X,T, N2). 
B.-M. Tong, H.-fl Leung / J. Lo<dc Programmin~ 35r 1998) 103 150 
noattack(X, Y, N) :- X #\ Y, X #\ =Y+N,  X #\ , ,=Y-N.  
Ill 
gen_l ist(O,L) :- L= []. 
genA.ist(N,L) :- N #\ =OIL= [H T], N2 is  N 1, gen l is t (N2,  T). 
Note that it is almost identical to its CHIP  [17] counterpart except hat there is no 
explicit labeling. 
2.6.2. Magic series 
A magic series so ,s l , . . .  ,s,, is a nonempty finite series of nonnegative integers. 
such that for all i,O<~ i<~n,s, I{ j :O~j<~ms/= i}]. where IS] denotes the cardinal- 
ity of a set S. 
We express the magic series problem without resorting to any specialized language 
constructs uch as cardinality constraints [51], but yet achieving the same efficiency. 
The following predicate, which gives the cardinality of a single equality constraint, is 
laken from clp(FD) [7]: 
bool(X,X,B) :- B : 1, 
bool(X, Y, B) :- X #\ : Y IB = O. 
bool(X. Y, l) :- X--Y, 
bool(X, Y, O) :- X#\ :Y  
We could find the number of occurrences N of an integer X in a list L using the 
following predicate: 
occur(N,X,[]) :- N----O, 
occur(N, X, [Y ] T]) :-[B] :: 0..i, bool(X, Y, S), N# NI+B, occur(Nl.X.T) 
As an example, assume that the domains ofU. V and W are initially {0, i, 3}, {2, 3} 
and {0, 1, 2, 3}, respectively, in the query occur(V, 2, [U, V, W]). The occur predicate 
generates the agents (i.e. atoms) bool(2,U, B1),bool(2,V, B2) and bool(2, W, B3). 
Further, there is a constraint V # - B1 + B2 + B3. We know from bool(2, U, B1) that 
B1 must be zero because U cannot possibly be 2. As a result, V cannot be greater than 
2 by the constraint V # = B1 + 132 + B3, so 3 is ruled out from the domain of V. Since 
V = 2, B2 and B3 must both be 1. As a result we deduce that W is equal to 2. 
The remaining parts of our magic series program in Firebird are shown in Pro- 
gram 2.2: 
Program 2.2. Magic series program in Firebird. 
magic(N~L) :- M is N + i, gen_list(M,L),L in O..M, 
occurrences(L, O, L). 
occurrences([ ], N, L). 
occurrences([XIT],N~L ) :- occur(X, N, L), NI is N+ i, 
occurrences (T. NI. L). 
geniist(O,L) :- L=[]. 
gen_list(N~L) :- N#\ :O IL : [H IT  ] ,Ni isN--i, genlist(Ni.T). 
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Xl ¢ x2 Xl ¢ x2 + i xl ¢ x2 - 1 
Xl # X3 Xl # X3 + 2 Xl # X3 - 2 
Xl 7~ X4 Xl 7~ X4 + 3 X1 5~ X4 - 3 
x2 ¢ x3 x2 # x3 + 1 x2 ¢ x3-  1 
x2 ¢x4  x2 ¢ x4+2 x2 ¢ x4-  2 
X3 ~h X4 X3 7 k X4 + i X3 7 ~ X4 - i 
Fig. 2. Constraints remaining just before the first nondeterministic derivation. 
3. Exploitation of data-parallelism in Firebird 
Although each partition is an independent derivation sequence, the partitions can 
be executed in parallel on SIMD computers if, in an indeterministic derivation step, 
we choose an atom A in each A] in such a way that the predicate symbol and arity of 
each A is the same. In other words, the "same" atom is evaluated in all partitions, 
but with different sets of arguments. In our implementation, an argument is repre- 
sented by a vector, each element of which comes from some partition. Every predi- 
cate is compiled to a procedure which manipulates all the elements of the argument 
vectors in parallel. Constraints can also be handled using the same principle. 
3.1. An illustrative example 
To illustrate how Firebird exploits data-parallelism, it is helpful to trace the exe- 
cution of 4-queens using Program 2.1 and the query queen(4, IX1, X2, X3, X4]). Here 
Xi represents the position of the queen in the ith column. We assume that all atoms 
have been reduced by indeterministic derivation. Only constraints remain in the sys- 
tem and they are shown in Fig. 2. At this point, all domain variables have the same 
initial domain { 1,2, 3, 4}. 
I f  we label Xl using nondeterministic derivation, form a vector with the four pos- 
sible values of Xl and try the four possible values in a data-parallel fashion, we can 
evaluate the first nine constraints with an ideal 4-times speedup 5 on a SIMD ma- 
chine. Because the value of Xl is now known, the domains of other variables can 
be deduced using the constraints in Fig. 2. Then, a second nondeterministic deriva- 
tion will occur. If every branch chooses to create a choice point on X2, there will be 
2 + 1 + 1 + 2 = 6 branches (see Fig. 3). Thus the next nine constraints can be solved 
with an ideal speedup of 6. Thousands of processor elements can be fully utilized eas- 
ily in this way because many problems are combinatorial in nature. 
3.2. Mapping partitions to processor elements 
In order to avoid data movement among the processor elements, a single logical 
partition, or simply a partition, is mapped to a number of identical physicalpartitions. 
Each physical partition corresponds to a single processor element of a data-parallel 
computer, and we use the two terms interchangeably. Initially, all processor elements 
5 This is just a rough approximation. Amdahl's Law dictates that such an "ideal" speedup cannot be 
obtained in practice. 
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pro¢ 00-8191 
X X X 
X ~,x x x LX x 
X X I ~' X~ X X X 
X 
~-2047 proc #2048-4095 proc #4096-6143 proc #6144-8191 
proc #0-1023 proc #1024-2047 proc #2048-4095 proc 04096-6143 pro(: #6144-'/167 proe #7168-8191 + + + + 
®®®N 
proc #1024-2047 proc #2048-4095 proe #4096-6143 pro<: #6144-7167 
Fig. 3. Example: execution of 4-queens. 
execute xactly the same initial logical partition. If the dataparallel computer has N 
processor elements and a choice point with four alternatives i  created, N/4 proces- 
sor elements will be allocated to each alternative. A trace of the execution of 4- 
queens on a machine with 8192 processor elements i shown in Fig. 3. The processor 
elements mapped to each partition are shown under each chessboard. Since a proces- 
.wr-id is associated with each processor element, each processor element can compute 
which alternative it should take autonomously. 
3.3. Masks 
Consider the following example. 
p([HIT]) :- H >Olq(H), p(W), 
p([H[T]) :- H----0lr(H), p(T). 
When p is executed, the physical partitions with constraint stores entailing H > 0 
commit o the first clause and those with constraint stores entailing H = 0 commit o 
the second. When q(H) is spawned, it runs only in those physical partitions which 
have committed to the first clause. Similarly, r(H) executes in physical partitions 
which have committed to the second clause only. 
To implement this, a mask is associated with each atom. The mask is the set of 
physical partitions to which the atom is applicable. It is represented as a bit vector 
distributed over the whole processor element array. Each processor element is re- 
sponsible for storing and retrieving a single bit of the mask bit vector. 
When p(T) is spawned, its mask can be set to the set of physical partitions which 
have committed to either clause rather than spawning two p(T)'s with disjoint masks. 
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We are looking forward to detect his at compile time by devising ajoin algorithm. At 
present our compiler joins only tail-recursive calls. 
Some partitions may not commit to any of the two clauses but suspend instead. 
To handle this, the mask of the original atom p([tt I Y]) is changed to the set of phys- 
ical partitions which suspend. If the set is empty, the original atom can be discarded 
because it is meaningless to suspend or execute an atom with an empty mask. 
3.4. Equalization 
Firebird avoids inter-processor communication with a processor allocation strat- 
egy which divides processor elements among possible alternatives. However, this 
heuristics is much a matter of guesswork. It is difficult to estimate the exact number 
of processor elements needed before execution. Consequently, after several nondeter- 
ministic derivation steps, some partitions may still have a lot of active processor el- 
ements while some other partitions have very few active processor elements. On the 
other hand, some partitions may have succeeded or failed and its processor elements 
can be freed up and reallocated to other partitions in need. The reallocation is 
achieved by an (optional) machine-dependent operation called equalization. In an 
equalization operation, processor elements of the machine are reallocated and divid- 
ed evenly among the logical partitions which have not yet succeeded or failed. Equal- 
ization and branch-and-bound are the only two operations in the Firebird system 
which require interprocessor communication. Compared to SIMD MultiLog [36], 
Ffi, ebird has the advantage of lower inter-processor communication overhead. 
4. Data-parallel abstract machine 
The data-parallel abstract machine 6 (DPAM) is an abstraction of data-parallel 
computers and forms the basis of our Firebird implementation. A Firebird system 
consists of a compiler, either an emulator or a native code generator, a concurrent 
process scheduler and a runtime library. The compiler employs the decision graph 
[25] technique to compile a Firebird program to DPAM code. The instruction set 
is designed in such a way that the same compiler can be used for both sequential 
and data-parallel implementations. However, the emulator or native code generator, 
the scheduler and the runtime library must be modified or rewritten for the sequen- 
tial implementation. 
In Section 4.1, we first present a simplified DPAM without backtracking in the 
manner of Ai't-Kaci's tutorial on Warren's Abstract Machine [2] before the concur- 
rent process scheduler is presented in Section 4.2 and the full DPAM with back- 
tracking is presented in Section 4.3. 
4.1. Basic DPAM architecture 
We define the data-parallel abstract machine to consist of a sequential front end 
called the host computer and a data-parallel back end called the processor element ar- 
6 Also known in our previous paper [42] as the Firebird abstract machine. 
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ray. The host computer is responsible for dispatching instructions and broadcasting 
data to the processor element array. Memory is distributed over the processor ele- 
ment array and each processor element has its own local memory. We also assume 
that there is a mask bit to turn a processor element on/off. A processor element ex- 
ecutes instructions if and only mask bit is set, except that there are special instruc- 
tions v~hich move a bit to the mask bit unconditionally. 
4. l. 1. Procedure calling convention and process creation 
In DPAM, a procedure is defined to be an executable subroutine. An n-ary atom 
or constraint is compiled to a procedure which takes n input arguments. The argu- 
ments are stored in general purpose vector registers pl  to pn. The mask (Section 3.3) 
bit vector, which is implemented using the contingent bits of the processor elements, 
defines the set of physical partitions in which the procedure is applicable. 
In WAM [53,1], when a failure occurs execution continues directly at the next 
clause. This is not possible in a data-parallel system because the failure of a physical 
partition does not imply the failure of all physical partitions. Therefore, upon return. 
the procedure signifies that a physical partition has succeeded by setting its mask bit 
and that a physical partition has failed by clearing its mask bit. 
In Fig. 4, we illustrate how the mask bit vector is changed uring the execution of 
Program 4.3 on a 8-processor machine. Program 4.3. is given as follows: 
Program 4.3. Example: mask bit vector. 
',-Ix] 1..s. b(x), c(x) 
a(X) :- X#\,--  3 I t rue.  
b(X) :- X#<6l t rue .  
c(X) :- X# 4 l t rue .  
c(X) :- X # :- 2 ] t rue.  
lntmt mask is the mask at procedure ntry and ouqmt mask is the mask upon pro- 
cedure exit. A nondeterministic derivation step causes X to be labeled. The leftmost 
processor element has X 1, the second has X = 2, and so on. When a is executed, 
the third processor element from the left, which has X : 3, Jails. b and c are similarly 
executed. Note that the mask set grows smaller and smaller monotonically. 
The concurrent process scheduler is responsible for executing procedures. The 
scheduler treats all procedures as black boxes. It simply performs a subroutine call 
to the procedure after loading the input arguments. A procedure may call other pro- 
cedures in the same manner. 
If a procedure (a compiled atom or constraint) wants to suspend, it calls a system 
library' subroutine suspend_process which saves all the argument registers and oth- 
procedure call input mask output mask 
ca l l  a/O 11111111 11011111 
call b/O II011111 II011000 
call c/O ii011000 01010000 
Fig. 4. Example:mask bitvector. 
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er status information (e.g. continuation pointer) in a process structure. The proce- 
dure must tell suspend_process the set of physical partitions which need suspension 
by setting the mask bit vector. Then the procedure returns control to the caller with 
the mask bit set to the set of physical partitions which have either succeeded or sus- 
pended. In other words, the caller cannot distinguish whether the callee has succeed- 
ed or suspended (the scheduler can, of course). 
The evaluation of tell constraints i left to the particular implementation. DPAM 
defines only the interface - the constraint must obey the abovementioned calling con- 
vention, and it must call suspend_process for a suspension. 
In DPAM, ask constraints never appear in any process queues. They do not enter 
any parts of the scheduling system. An ask constraint is not a process, but is treated 
as a function. For instance, an arithmetic ask constraint is complied to a function 
which takes n arguments in vector registers pl  to pn and returns a value of the enu- 
merated type {<, ~<, >, 7>, =, ¢,suspend} in vector egister p0. The implementation 
of the function is left unspecified. The decision graph compiler generates code which 
calls the function and branches according to the return value. 
Note that we hide the implementation of constraints from the implementation of
the scheduler. In this way, the implementation of constraints can be altered without 
affecting the scheduler, and modifying the scheduler will not affect the implementa- 
tion of constraints. 
4.1.2. Memory model 
Vector memory areas include the argument stack, the trail stack and the heap. Sca- 
lar memory areas include the choice point stack and the process stack (see Fig. 5). 
The process tack and the argument stack together store the scalar and vector parts 
of process tructures (will be explained in Section 4.2.1). Each vector memory cell of 
the heap may bear one of the following tags: reference, structure, number, h-variable 
or d-variable. Like BinProlog [39,40], a compound term is represented by a reference 
pointer pointing to a structure cell containing the principal functor and arity of the 
compound term. This representation is called the tag-on-data representation, and the 
WAM representation is called tag-on-term. The structure cell is followed by the ar- 
guments. Tarau [39,40] claims that this representation is more efficient han the rep- 
resentation used by WAM. 
4.1.3. Heap frames 
We define DPAM in such a way that, although each processor element may access 
a different memory address in a read operation, all processor elements must access 
the same memory address in a write. We introduce the concept of heap frames for 
building heap terms to cope with restriction. The amount of heap memory required 
by a clause is determined at compile time. There is only one scalar 7 heap ointer (hp) 
which is used in all processor elements. Each procedure invocation has a heap frame 
pointer (hf), also scalar, from which heap terms are built, hp is moved to hf at pro- 
cedure entry. Recall that each physical partition may commit to no more than one 
clause because Firebird is a committed-choice language. Each clause of the same 
7 A scalar data item always resides on the host computer, whereas a vector data item always resides in 
the processor element array. 
















scalar memory vector memory 
Fig. 5. Memory areas and scahu regislers. 
predicate is executed in turn, with the mask set to the set of  physical partitions com- 
mitting to that clause. Before each clause is executed, hp is set to hr. As a result, as 
each clause is executed terms are built starting from the same address. A heap pointer  
n lax imum (hm) keeps the highest heap pointer encountered in the clauses which have 
been attempted. After all clauses have been tried hra is moved to hp. hm and hf are 
saved across procedure calls in a procedure activation record which resides in the 
scalar PDL .  s 
For example, if the following program is executed and the heap pointer is initially 
100 (hex), 
p(x,v) :- x=01v [4, 
p(X,Y) :- X= i I  Y= [b,c,d], 
p(X, Y) :- x - 21Y = [e, f]. 
the resulting heap is shown in Fig. 6. After all clauses have been executed, hm is 
moved to hp and the final value of  lap is 124 (hex). 
The heap frame scheme may leave unused holes on the heap. Since the deadlock 
handler may decide to use backtracking if there are not enough processor elements, 
a sliding algorithm will be used for garbage collection in order to preserve the order 
s In WAM terminology [53,1] the PDL is a stack for miscellaneous purposes. Please see Fig. 5 again. 
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100 . / 2 str 
104 a / 0 str 
108 ~ / 0 str 
10c 
110 :" " ' :  
114 " " unused:::::: 
• . . .  , 
118 :!:!!!: hole ':i:i! I . 
11c:: : "  ::::. b 
120 . . . . . . . . . . . .  ::. 
hf = 100, hp = 118, hm 
final hp = 124 










str . / 2 str 
str f / 2 str 
str ~ / 0 str 
str . / 2 str 
str e / 2 str 
ref 100 ref 
str i:::::: unused !:i::: 
, ref l  :! i .h°le ...::. :l 
Fig. 6. Example: building of a heap frame. 
of heap cells. When the sliding algorithm scans the heap, it may mistake the unused 
holes as legitimate heap cells. Furthermore, domain variables are represented as bit 
vectors on the heap which have no tags. To solve these problems, we propose to store 
the mark and forward bits in a separate area of vector memory as future work. 
To sum up, more memory will be consumed if the heap frame scheme is used (be- 
cause of heap fragmentation). However, it leads to faster execution because on many 
computers (e.g. MasPar MP-1, Connection Machine CM-2 and some vector super- 
computers), local indirect addressing (each processor element accesses a different 
memory address) is slower than direct addressing (each processor element accesses 
the same memory address). 
Unlike the memory write operation, the ability for each processor element to read 
a different memory address in parallel is mandatory. Consider the dereferencing of a 
vector of reference chains, for instance. 
4.2. Process management 
4.2.1. Process structure 
A process structure must contain enough information for the reinvocation of a 
process when the process is resumed. In DPAM, a process tructure is scalar and re- 
sides on the host computer. The arguments are stored separately in the vector argu- 
ment stack. A process tructure consists of the following fields: 
• process-id 
• continuation pointer 
• number of arguments 
• pointer to the argument vectors on the argument stack 
• pointers to the next and the previous process tructures 
• pointers to the next and the previous processes in a suspension queue (to be dis- 
cussed in Section 4.3.3). 
To save storage, the mask of a process is indicated by its first argument vector. A 
physical partition is outside the mask of a process if it has a zero first argument. A
pseudo-argument vector which stores the mask will be added to 0-ary processes. 
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4.2.2. Overview qf system queues 
The system maintains hash queues, the ready queue, the resumption queue andJ)'ee 
lists for the creation and scheduling of processes. Both the next and previous pointer 
fields are used in hash queues, which are doubly linked circular lists used to locate a 
process with a given process-id in a resumption operation. Alternatively, the next and 
previous pointers can be used as primao' and secondary linkage pointers so that a 
process can be in two singly linked lists simultaneously. The ready queue, the resu, q> 
tion queue and ji'ee lists use the primary linkage pointer and the labeling q,e,e uscs 
the secondary one. 
Each process in the ready queue is executed and then the process structure is 
placed back to one of the free lists. When a process is created, DPAM tries to reuse 
a process tructure of matching size in the free lists first before it allocates new space 
on the process stack and the argument stack. When a process is resumed it is first 
placed in the resumption queue. After the ready queue is exhausted the processes 
in the resumption queue are moved to the ready queue:. 
4.2.3. Overt~iew q/su,s7)ension and resumption 
There are two possible ways of implementing suspension and resumption. Method 
1 uses a hash queue data structure to store suspended processes and method 2 uses 
the hanger scheme of Parallel Parlog [13]. Only method 1 is implemented. Method 2 
requires two garbage collectors, one for scalar memory and the other for vector 
memory. Method 1 requires a garbage collector for vector memory only. Since locat- 
ing a process tructure in a resumption takes negligible time the two methods hould 
make little difference in performance. 
When a process is resumed it may be resumed in some partitions only. To handle 
this there can be two alternatives. Alternative 1 splits the process in two: one is kept 
suspended to avoid false resumptions and the other is resumed. Alternative 2 does 
not split the process but resumes it in all active partitions. We argue that alternative 
1 would cause the number of process to explode exponentially, while the false re- 
sumptions of alternative 2 will not cause any significant penalty. 
4.2.4. Hash queues 
There are two possible ways of implementing suspension and resumption. 
Method 1: I f  there is a suspension, a new process structure will be created, and a 
process-id will be assigned to it. The new process will be placed in one of the hash 
queues. The unbound variables are a vector of suspension lists on the heap, and 
we store the process-id as the heads of the suspension lists. New suspension list nodes 
can be inserted at the heads of the suspension lists, by copying the old list heads to 
the top of the heap and replacing the old list heads by the newly created nodes. See 
Fig. 7 (only one of the physical partitions is shown). 
When a variable is assigned, each process-id in the suspension lists is fetched. If a 
process can be found in one of the hash queues, it is removed from the hash queue 
and added to the resumption queue. Otherwise, the process has already been re- 
sumed by another assignment and can be ignored. 
Naturally, each physical partition may have a suspension list with different pro- 
cesses. To resume them the following algorithm is devised: 
1. Select an arbitrary physical partition p. 


















' hb Ih~" ~ 
hp 
3. old suspension list head is overwritten 
Fig. 7. Suspension. 
2. Each physical partition fetch the process-id in the head of the suspension list, un- 
less the list is empty. 
3. Let the process-id as obtained by physical partition p be i. Search for the process 
with process-id i in the hash queues. Resume the process. I f  the process cannot be 
found, it has already been resumed and does not need to be resumed again. 
4. Every physical partition whose process-id in the suspension list node is equal to i 
may proceed to the next suspension list node (unless the list is empty). 
5. Repeat steps 3-4 until the entire suspension list of physical partition p has been 
traversed. 
6. Select another physical partition p and repeat steps 3-5 until the suspension list of 
every physical partition has been traversed. 
See Fig. 8 for an example of the above algorithm at work. Here, P1, P2, P3 are par- 
titions, each box is a process structure and the number in the box is a process-id. 
Method 2: The traditional scheme using no hash queues can be used. Instead of a 
process-id, the head of each suspension list node contains the pointer to a scalar 
hanger [13] residing on the host. The hanger will point to the process tructure. When 
a process is resumed the hanger is zeroed to prevent he process from being resumed 
more than once. An algorithm similar to that of method 1 can be used to resume a 
vector of suspension lists. 
1. select partition 1 2. resume process 9 3. resume process 8, 
select partition 2
Pl  P1 P1 
P3 l 
4. resume process 6 5. resume process 3 6. resume process 1 
Fig. 8. Example: resumption ofsuspension lists. 
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Method 1 is slower because of searching but it makes simpler memory manage- 
ment possible. This is because it is not necessary to write a separate garbage collector 
to clear obsolete hangers from the host computer 's  memory.  Both schemes allow old 
process structures to be freed and reused. 
4.2.5. Splitting a resumed process 
To resume a process, we can do either of the following. 
1. The process is split into two. One of the processes, with the mask set to consist of 
the physical partit ions in which the resumption has taken place, is placed in the 
resumption queue. The other process, whose mask consists of physical partit ions 
in which the resumption has not taken place, is left in the suspension list. 
2. The process is resumed in all physical partit ions even if the variable is assigned in 
some physical partit ions only. 
The disadvantage of alternative 1 is that it splits a process into two for each re- 
sumption. The number of processes may grow combinatorial ly in the worst case. Ex- 
tra processes mean extra execution time and extra memory consumption. The split 
operation itself also incurs overhead. 
On it S IMD computer,  the time to execute a process is unrelated to the number of 
active processor elements. Using alternative 2, the physical partit ions with false re- 
sumptions will execute the process alongside with the others without any additional 
cost. 9 If these physical partit ions commit we actually save execution time. Other- 
wise, they will just re-suspend. 
4.2.6. Deadlock detectio, 
A h~beling process is responsible for labeling a d-variable in a nondeterministic 
derivation step. It is created and placed in the labeling queue whenever a process sus- 
pends on a d-variable for the first time, unless 
1. the d-variable is created by : : /2  (Section 2.6), or 
2. the d-variable is originally an h-variable whose domain is inferred from an equal- 
ity constraint. For example, suppose X is an unbound h-variable and there is a 
constraint X # - Y + 1~ IY] in 1..2, the domain of X is inferred to be {2, 3} (Sec- 
tion 2.6). It is sufficient o label Y only but a labeling process for X is never created. 
It is redundant o label X because it depends on Y. As we label Y, X will be bound to 
values by constraint propagation. 
In order to detect deadlock of individual physical partitions, a process count and 
a deadlock flag are maintained in each physical partition. The process count of a 
physical partition keeps track of the number of processes in that physical partition. 
The deadlock flag is initially set. When a process is resumed in some physical parti- 
tions, the deadlock flags of those physical partit ions are cleared. When the ready 
queue is exhausted, the physical partit ions are checked for deadlock. Fig. 9 is a flow- 
chart for the deadlock detection algorithm. 
9 On a SIMD machine with thousands of processor elements, the time to perform asingle addition is the 
same as the time to perform 1000 additions, Similarly, the number of active partitions has little effect on 
execution time of a process because xecution is in parallel. 
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FdOad'OCkOOte PO°  
process count = 0 ? 
any deadlock flag set ? 
~m ov er; ~°;erroacb~: sdf;ac/°ic~ 
I queue to ready queue 
. . . . . .  ebl°er d eadlo~ 
move all processes in the 
resumption queue to the 
ready queue 
Fig. 9. Algorithm for deadlock detection. 
4.3. DPAM with backtracking 
Like any or-parallel logic programming system, the number of parallel branches 
explodes combinatorially in Firebird. For example, more than 2000 processor ele- 
ments are required to solve 8-queens. When the processor elements are exhausted, 
the system resorts to parallel backtracking, in which the partitions create choice 
points and backtrack in parallel. 
In general, the number of or-branches i different for each partition because the 
domain size of the domain variable used to set up the choice point varies from par- 
tition to partition. As a result, some partitions will finish attempting all the alterna- 
tives earlier than the others. 
We adopt the synchronous backtracking approach, in which the partitions which 
have finished wait until all partitions have finished before going back to the last 
choice point. The advantage of this approach is lower trail and choice-point manage- 
ment overhead. If the finished partitions go back to the last choice point immediate- 
ly, a higher degree of parallelism may result but we have not yet implemented it to 
evaluate it empirically. 
Like WAM [53,1], a choice point is freed before the last possible value is attempt- 
ed (since only one choice is left, the system may "commit" to that choice). Whereas 
WAM has try_me else, ret ryme_e lse  and trust_me instructions to create, update 
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and remove a choice point respectively, such instructions do not exist in DPAM. A 
choice point is created by a labeling process if needed and updated/removed by the 
scheduler. 
We present railing and the recovery of process queues in detail. Both of them 
have only one objective - to restore the machine to its original state when backtrack- 
ing occurs. 
4.3.1. Choice point 
A choice point is created when there are not enough processor elements to be di- 
vided among the alternatives in a nondeterministic derivation step. The scalar regis- 
ter b points to the top of the (scalar) choice point stack. A choice point contains the 
tbllowing fields: 
• process-id allocation counter at last choice point 
• ready queue at last choice point 
• labeling queue at last choice point 
• trail pointer (tr)  at last choice point 
• hb at last choice point 
* restore queue 
• head and tail of suspension queue 
The process count, status word and processor element allocation information are 
saved on the top of the heap rather than the choice point stack because they are vec- 
tors. They can be assessed at any time via hb. The consumed heap space is reclaimed 
when the choice point is freed. 
4.3.2. Trailing 
The trailing scheme of WAM [53,1] is extended for use in a data-parallel context. 
The trail stack resides in the vector memory of the processor element array. Each en- 
try in the trail is composed of a (mask, address, old value) triplet. The scalar t r  points 
to the top of the trail stack. The hb (heap pointer at last choice point), which is scalar 
like hp, is used to determine whether a variable should be trailed. If trailing is not 
needed by any physical partition then no trail entry is created on the trail stack. Oth- 
erwise the mask field, which is set to the set of physical partitions which require trail- 
ing, is recorded together with the address and old value fields on the trail. 
4.3.3. Trailing q# suspension list updates 
Several processes may suspend on an unbound variable in between two choice 
points. As a result, the unbound variable may be updated several times, which 
may lead to multiple trailing. Multiple trailing refers to the problem that a memory 
address is trailed more than once in between two consecutive choice points. This is 
inefficient because only the first trail entry is sufficient for restoring the heap to its 
original state when backtracking occurs. 
We observe that when a new node is inserted at the head of a suspension list, the 
first suspension list node is copied to the top of the heap. Then it is overwritten by 
the new suspension list node (see Fig. 7 again). The link field of the new node pro- 
vides a clue to the age of the variable. At the next time the variable is updated, trail- 
ing is required only if it points to an address below hb. In other words, when a 
variable is bound or a new suspension list node is added, it is the link field of the first 
suspension list node rather than the address of the first suspension list node itself 
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which is compared with lab. The empty node of a freshly created unbound variable 
has a zero process-id as head and lap at the time of creation as tail. 
Table 1 compares the operations required by a system using time stamps and one 
which does not. It is evident that efficiency can be improved no matter trailing is 
needed or not. In addition, we save the memory used for storing time stamps. The 
advantage of the time stamp scheme is that it is suitable for shared-memory imple- 
mentations where each processor maintains its own heap, but this is not needed in 
DPAM. 
4.3.4. Trailing of domain variables 
In DPAM, a domain variable is represented by a record with these fields: a sus- 
pension list, a touch list (a list of suspended processes waiting for the domain to 
be changed), minimum/maximum values, a bit vector representing the domain and 
a pointer to the bit vector. We do not trail the whole bit vector as in clp(FD) [15], 
but create a new bit vector on the top of the heap, modify the bit vector pointer field 
of the domain variable and trail the modification of the pointer instead. Like the 
trailing of a suspension list update, the bit vector pointer field itself is compared with 
hb to check if trailing is necessary. 
In the time stamp approach, the time stamp itself must be trailed as well, and the 
bit vector is copied twice (when it is trailed and when the trail is unwound). In our 
approach, however, the bit vector is copied only once. We save trail space, but at the 
expense of heap space. In both cases the memory can be reclaimed upon backtrack- 
ing. 
There are no pointers in the minimum and maximum fields of a d-variable which 
can be used to infer the age. Therefore, unlike suspension list or bit vector updates, 
time stamps are associated with the minimum and maximum fields in order to avoid 
multiple trailing. We use the value of lap at the last time the field is updated as the 
time stamp. 
Table 1 
Comparison of suspension list update with and without ime stamping 
Operation With time stamp Without time stamp 
Variable creation Read current ime stamp 
Create time stamp field 
Create empty suspension list 
Update Read suspension list 
Resume 
Read time stamp 
Check time stamp 
Trail time stamp 
Update time stamp 
Copy node to top of heap Copy node to top of heap 
Trail node Trail node 
Update node Update node 
Dereferencing Unaffected Unaffected 
Unwind Copy time stamp and node Copy node only 
Create empty suspension list 
Read suspension list 
Resume 
Check address 
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4.3.5. Correctness issues 
Consider the following scenario: 
1. An invalid value is removed from the domain of a domain variable. As a result. 
the processes in the touch list of the variable are resumed. After the resumptions. 
the touch list field of the variable is cleared, and replaced by an empty suspension 
list node with a zero proeess-id and the current hp as the link field, as an indication 
of the time of the latest update. 
2. No heap space is consumed afterwards, and a choice point is created. Note that 
hp -- hb. 
3. A process uspends on the touch list of the domain variable. Since the link field of 
the first node is equal to hb, the update is not trailed, leading to incorrect result. 
Therefore, at least one of the following conditions must be met to ensure correct 
operation of our trailing mechanism. 
1. The update is ultimate (e.g. binding a domain variable to a constant), or 
2. Some heap space is consumed (e.g. inserting a node at the head of a suspension list 
(see Fig. 7) or creating a new bit vector and updating the pointer to bit vector field 
of a domain variable). 
DPAM enforces condition 2 and ensures correct operation by storing processor 
element allocation information, the status word and the process count on the heap 
(see Section 4.3.1) when a choice point is created. 
4.3.6. Recovering the process queues 
The system maintains aproeess-id allocation counter. When a process is created its 
process-M is set to the proeess-id allocation counter, and then the counter is incre- 
mented. The process-id provides a process with a convenient age. At each choice 
point the proeess-id allocation counter is saved. If a ready process has a process-id 
greater than process-id allocation counter at ]~lst choice point, then it is created after 
the choice point and can be discarded and returned to the free lists after being exe- 
cuted. Otherwise it must be retained. 
Apart fi'om the linkage pointers no fields in the process tructures are modified in 
DPAM. Therefore to recover the ready queue and the labeling queue upon back- 
tracking we just record the pointers to the heads of the queues in the choice point. 
If a process suspended before the last choice point is resumed and removed from 
a hash queue, it should be restored to the hash queue upon backtracking. The restore 
queue is a singly linked list in each choice point consisting of these processes. When a 
process, which suspends before the last choice point, is resumed, it is added to both 
the resumption queue as usual and the restore queue as well. The restore queue uses 
the secondary linkage pointer. Hashing on the proeess-M, a process in the restore 
queue can be returned to the appropriate hash queue. 
If a process suspends after the last choice point and has not been resumed, the 
process should be removed from the hash queue and freed upon backtracking. In 
each choice point there is a suspension queue which is a doubly linked circular list 
of all processes suspended after the last choice point. When a process uspended alter 
lhe last choice point is resumed it is removed from the suspension queue. 
Process structures are never copied but only linkage pointers in process tructures 
are manipulated. For each process creation, process suspension, process resumption 
and choice point creation, an O(1) operation is needed to change the pointers. For 
each b~,cktracking, an O(n) operation is needed to restore the hash queues to their 
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original states, where n is the total number of processes in the suspension and restore 
queues. We must stress that this O(n) overhead is not peculiar to Firebird but is also 
incurred in the form of trailing and unwinding by other implementations of concur- 
rent constraint programming languages, because changes to the process tructures in 
these implementations must be recorded on the trail stack and unwound upon back- 
tracking. We do not rely on a general trail mechanism but use specialized ata struc- 
tures and queue operations instead. 
5. Implementation 
5.1. The DECmpp massively parallel computer 
The Firebird language is implemented on a DECmpp [6], which consists of a fron- 
tend UNIX workstation and a back-end ata-parallel unit. The data-parallel unit in 
turn consists of an array control unit (ACU), a processor element array (PE) and an 
inter-processor communication etwork which supports both mesh and arbitrary 
communication patterns. The ACU despatches a single instruction stream to the 
processor elements. In addition, it broadcasts data to the processor elements and re- 
ceives the logical or-ing of data from the processor elements. A processor element 
may choose to execute or ignore an instruction based on its contingent bit. Each pro- 
cessor element has its own local memory and the processor elements must use the 
inter-processor communication networks to communicate with each other. Memory 
operations can be overlapped with computation. To achieve this the processor ele- 
ments maintain F IFO queues to store pending memory requests. The system will 
stall if any instruction cannot proceed because it depends on the result of a memory 
instruction which has not completed. 
A scalar lo pointer (in the ACU) may point to a scalar memory address (in the 
ACU) or a vector memory address (in the processor element array). In the latter 
case, each processor element reads from the same address when the pointer is deref- 
erenced. A vector pointer always points to vector memory addresses. In this case, 
each processor element reads from (or writes to) a different address. This is termed 
local indirect addressing. It is 2 3 times slower than a normal memory operation, i i 
5.2. Implementation overview 
In our implementation, both the ACU and the PE array are responsible for pro- 
gram execution. The ACU serves as the host computer of the data-parallel abstract 
machine. The front-end workstation is used only for input and output. Since each 
10 In the terminology of DECmpp, registers and memory in the ACU are called singular and those in the 
PE array, plural. We use the terms scalar and vector instead. 
l r A 32-bit indirect memory load operation on the processor element array without overlapping takes 
over 200 clock cycles on DECmpp 12 000 Sx-100. The machine runs at 12.5 MHz. DECmpp 12 000 Sx-200 
(equivalent to MasPar MP-2) is about twice as fast on the same operation. 
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a, partitions before qualization b, partitions after equalization 
c. destination processor elements fetch d, destination processor elements distribute 
data from source processor elements data to processor elements oits right 
Fig. 10. Equalization on DECmpp. 
processor element is very small and slow', 12 parallelism is easily counter-balanced by
the slow execution of  the processor elements. Memory operations are particularly 
slow. When they cannot be avoided, we try to make use of  the architectural feature 
of  DECmpp and overlap them with nonmemory instructions. In addition, we aban- 
don interpretation and write a native code generator to convert DPAM to assembly 
code. 
We have fully implemented backtracking, trailing, equalization (Section 3.4), cq~- 
portion (a variation of equalization), suspension/resumption f constraints/atoms, 
deadlock detection and handling (i.e. labeling). We have also implemented ecision 
graph compilation for the most commonly used ask constraints, joining of tail-recur- 
sive calls, compilation of user constraints (any linear ask/tell inequality, equality and 
disequality constraints), DPAM code generator and native code generator for DEC-  
mpp. I-[owever, a number of  less commonly used ask and tell constraints and a gar- 
bage collector are yet to be implemented. 
5.3. Equalization 
We describe the DECmpp-specif ic implementation of  the equalization operators 
(Section 3.4). Before equalization, some partitions have a lot of processor elements. 
some other partitions have only a few processor elements, and some partitions have 
already succeeded or failed. The equalization operation frees up the processor ele- 
ments originally allocated to the succeeded or failed logical partitions, and reallo- 
cates them to active logical partitions. The detailed operations are as follows: 
1. We count and number the active partitions using the DECmpp system library call 
enumerate( ) (Fig. 10(a)). The width of a partition in the figure represents the 
number of  processor elements it has. The leftmost processor element of  each active 
partition is called a source. 
2. Processor elements are divided evenly among the active partitions (Fig. 10(b)). 
The leftmost processor element of  each resulting chunk is called a destmatio, .  
Each processor element checks (in parallel) if it is a destination by dividing its pro- 
n2 For example, a 32-bit register to register addition requires about 24 clock-cycles, and a 32-bit 
multiplication requires more than 200 clock cycles on DECmpp 12 000 Sx-100 (The machine runs at 12.5 
MHzl. 
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cessor-id by the total count of active partitions obtained from the enumerate( ) 
call. 
3. After the sources and destinations are identified, each destination processor ele- 
ment fetches the entire heap and argument stack from a source processor element 
(Fig. 10(c)) through DECmpp's router hardware. The router network allows an 
arbitrary pattern of point-to-point interprocessor communication. For clarity, 
the sources and destinations are shown as two separate boxes but in fact they 
are the same set of processor elements. 
4. Upon receiving each word of data, each destination processor element is respon- 
sible for distributing the data to the processor elements to its right with DEC- 
mpp's xnet pipelined copy operation (Fig. 10(d)). Xnet is a two-dimensional 
mesh network which connects each processor element with its eight nearest neigh- 
bors, N, NE, E, SE, S, SW, W, NW. Pipelined cop), sends data along some direc- 
tion for some distance d, and leaves a copy at each intermediate processor element 
the data travels through. 
Equalization is applied when a nondeterministic derivation step is attempted but 
there are not enough processor elements for all possible alternatives in the domains 
of d-variables being labeled, except if there have been backtrackings before. Equal- 
ization after backtrackings i  future work and the main difficulty is that currently we 
copy entire heaps from processor elements to processor elements, overwriting old 
heaps, but the old heaps must be restored upon backtracking. 
5.3.1. Apportion 
Apportion is a variation of equalization. Rather than sharing processor elements 
among partitions equally, apportion allocates processor elements according to some 
heuristics. Each partition asks for a number of shares. For example, if there are 5 
partitions and they ask for 3, 5, 4, 6 and 2 shares respectively, a total of 20 shares 
are needed. The processor elements are divided into 20 shares and the shares are al- 
located to the 5 partitions accordingly. The implementation f apportion is similar to 
that of equalization. 
1. The DECmpp system library call scanAdd( ) is used in place of enumerate(). 
scanAdd( ) numbers each partition by adding up the needs of partitions to its left. 
In the last example, scanAdd( ) numbers the 5 partitions as 0, 3, 8, 12 and 18 re- 
spectively. 
2. The processor elements are evenly divided into shares. The source processor ele- 
ments send their processor-id to the destination processor elements of share 0, 
share 3, share 8, share 12 and share 18 respectively. 
3. The destination processor elements fetch data from source processor elements and 
distribute the data to its right as in equalization. The length of distribution for 
each destination processor element is different (because now the size of each result- 
ing partition is different) but the DECmpp hardware will stop the distribution au- 
tomatically as soon as it hits the next destination processor element. 
How does each partition determine how many shares it asks for? The apportion 
operation is performed when a nondeterministic derivation step is attempted but 
there are not sufficient processor elements. Therefore, each partition knows the num- 
ber of alternatives in the domain of the domain variable which is being labeled. If 
there are n alternatives, the partition asks for n shares. Compared to equalization, 
apportion looks one step ahead and ensures that after the next nondeterministic der- 
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ivation step the partitions will have equal numbers of  processor elements. If there are 
not enough processor elements to satisfy the requests o1" all partitions, the apportion 
operation is aborted and the system resorts to backtracking. 
5.4. Branch-amt-bound 
To solve constraint optimization problems, Firebird uses the hranch-aml-bound u/-
,~orithm. Our objective is to minimize a cost variable D. After finding a solution with 
D equal to some constant c, we could deduce that any other solutions with D # > c 
are not optimal. D # < c can be treated as a constraint to prune the search space. To 
implement branch-and-bound, a number of branches of the search tree are pursued 
in parallel. Some of them may succeed. We select the processor element holding the 
solution with the minimum cost using the reduceMin system library call of DEC-  
mpp. Then we backtrack to pursue other branches of the search tree. Everytime after 
we backtrack, a constraint D # < c, where c is the minimum cost so far, is told to the 
constraint store. The programmer usually specifies the cost function by an equality 
constraint D # -- E, where E is a linear expression over finite domain variables. Our 
branch-and-bound algorithm is a parallel version of  IQ (incremental query) [28], 
where ++he cost constraint D # < c is the additional constraint alter a solution is ob- 
tained, clp(FD) [15] uses a metaprogramming approach to branch-and-bound. 
5. 5. The wide-tag architecture 
One of the problems we encounter m our implementation is that only 64K bytes 
ot" memory is available for each processor element. To save memory, wide-tag mem- 
ory architecture is used. For 32-bit heap cells, only 14 bits are required to address the 
memory. These 14 bits are used to store the address of the first argument of  a com- 
pound term and the remaining bits can be used to store the principal functor and 
arity. Fig. l l shows the heap cell format used in our DECmpp implementation. 
As a corollary, the differentiation between structure, list and constant becomes ob- 
solete. A reference pointer becomes a compound term with functor and arity fields 
zeroed (Fig. 12(a)), a constant is represented by a term with zero arity and no first 
argument pointer (Fig. 12(b)) and a list becomes ./2 (Fig. 12(c)). A compound term 
is shown in Fig. 12(d). Unlike WAM,  an unbound variable is not a self-referential 
pointer but a reference pointer pointing to an unbound variable cell in which the 
head and the tail of a suspension list node are packed. Stack variables ~ 3 are not pos- 






O's pointer (14 bits) 00 
functor (11 bits) arity (5 bits) pointer (14 bits) 00 
head (16 bits) tail (14 bits) 01 
value (30 bits) 10 
head (16 bits) I tail (14 bits) 11 
Fig. 11. Heap cell forn~ut. 
z3 In WAM, a permanent eariable which appears only in the body of a clause is stored as a single cell on 
the environment s ack, consuming no heap space. Such a variable is called a stack l,ariubh,. 
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I00 
J o L to next cell i n a I0 
reference chain 





f n [ O0 
~" arg 1 
arg 2 
c. list d. compound term 
I arg n J 
Fig. 12. Examples: reference pointer, atom, list and compound term. 
5.6. Register window 
The ACU has 32 32-bit scalar registers (called CReg), and each processor element 
has 40 32-bit vector egisters (called PReg). A vector egister is addressable by a sca- 
lar register plus an offset. Register windows are used to pass call arguments and store 
local variables, as follows. A scalar register is used as the register pointer (rp). A pro- 
cedure must not access any register whose number is lower than rp. The caller sets rp 
before calling another procedure and registers below rp are safe and will remain the 
same upon return. The caller has a register frame pointer (r f)  to keep track of its 
own rp. The relationship between rp and r f  is analogous to that between the stack 
pointer and the frame pointer in imperative languages (see Fig. 13). Consequently an 
rf 
rp 
arguments of p 
local variables of p 
arguments of q 
p sets rp and calls q 
rf 
arguments of p 
local variables of p 
arguments of q 
local variables of q 
q saves ~ and sets r f to  rp 
Fig. 13. Register windows. 
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environment stack frame is not necessary. 14 After the system runs out of registers, a
new process will be created for each procedure call. These new processes get executed 
by the scheduling subsystem just like resumed process. In a sense the environment 
stack is replaced by the more general process tack and argument stack, in the same 
manner as JAM [14]. 
5. 7. Der~:/brencing 
Local indirect addressing is needed in the dereferencing operation (loading the 
memory location pointed to by a reference pointer). However, local indirect address- 
ing is extremely slow on DECmpp. Therefore, we implemented a low-level operation 
called deref  double which performs the dereferencing of two terms simultaneously. 
While one thread is performing a memory load, the other is checking the tag. This 
operation is up to 30% faster than two separate dereferencing operations for two ret'- 
erence chains of equal length, The operation is used in many system library predi- 
cates (e.g. in/2,  i s /2 ,  =/2) .  
6. Experimental results 
6.1. De[Tnitions and benchmark set 
In all the following benchmarks, execution item tl, t> etc. for all solutions are giv- 
en in seconds, neglecting any time spent on input/output. #proc is the number of pro- 
cessor elements, ND the number of nondeterministic derivations, BT the number of 
backtrackings and P the number of logical partitions. P may change in the course of 
execution, but it can never exceed the number of processor elements. Only the value 
of P taken at the end of execution is given. A dash indicates that a benchmark is not 
available because memory is not enough for its execution. Since many parameters 
are studied, only one parameter is varied in each benchmark. The other parameters 
are listed below each table. The benchmark set is shown in Table 2. These bench- 
mark programs are selected because we want to test different kinds of constraints 
and their combinations. For example, queen is a program with disequality con- 
straints only. send, eql0 and eq20 have an assortment of equality and disequality 
constraints, magic is also included here because ntailment constraints are used. 
snow, the snow clearing problem, was posted to the sc i .op - research  newsgroup 
by Arild Storheim. Given a connected, undirected graph ( V, E) with a cost associated 
with each edge, and given a subset V' c V of the nodes of the graph, find the subset 
U c E such that E' is a spanning tree of some V" such that V' c_ V" c V and the sum 
of the costs of the edges of E' is minimized. E can be considered as a network of 
roads, all covered by snow, V' is a set of locations which we want to connect ogeth- 
er, and we want to minimize the cost of snow clearing. This is the same as the Steiner 
14 In order to support register windows, we do not use the MasPar Application Language (MPL) [9] to 












SEND + MORE = MONEY 
10 simultaneous linear equations over 7 variables 
20 simultaneous linear equations over 7 variables 
n-Queens problem 
Magic series problem 
Magic series problem with redundant constraint ~,"0 s, = n 
Snow clearing problem 
tree problem. Other applications of this problem include connecting a set of comput- 
ers with a minimum cost network. This program solves the snow clearing problem 
for a graph with 9 nodes and 36 edges and is used to test Firebird's branch-and- 
bound feature. 
6.2. Bit vectors of domain variables 
Traditionally, the domain of a domain variable is represented by the minimum 
and maximum values of its domain and a bit vector. Many newer finite domain con- 
straint programming systems, like clp(FD) [15] and cc(FD) [52], do not have bit vec- 
tors for contiguous domains. Only the minimum and maximum values of a domain 
are stored. A bit vector is created on-demand only when the domain is no longer 
contiguous because one or more of the invalid values are removed. For example, 
ifx E {1, . . . ,  5}, x ¢ 1, then x E {2, . . . ,  5} and a bit vector is unnecessary. However, 
i fx E {1, . . . ,  5}, x ¢ 3, then x E {1,2, 4, 5} and a bit vector epresenting the domain 
is created. We test the effect of this optimization in a data-parallel context. 
The optimization leads to a very slight reduction of both heap consumption and 
execution time, except for the n-queens problem, where both execution time and 
memory consumption are made worse. We find that several bit vectors may be cre- 
ated for a single domain variable. For example, suppose x E {1, . . . ,  5} and x ¢; y, 
where y is 1 in partition a, 3 in partition b and 5 in partition c. As a result, a bit vec- 
tor is created for the x in partition b only. If there is another constraint x ¢ z, where z 
is 3 in partition a, 4 in partition b and 5 in partition c, a bit vector will be created for 
partition a. Two bit vectors have been created, leading to slower execution. Under 
the heap frame scheme both bit vectors consume heap memory. 
We devise an eager creation scheme to get around this problem. Note that a bit 
vector can be created only when a disequality constraint is encountered. In process- 
ing a disequality constraint, if any of the physical partitions need a bit vector, bit vec- 
tors are created for all physical partitions. Lazy creation refers to the scheme in 
which bit vectors are created only for partitions in need. The three schemes are com- 
pared in Table 3. The heap and trail usages are given in bytes. 
We conclude that the three schemes how little difference in overall execution time 
and memory consumption, although the eager creation scheme consumes slightly less 
memory than the other two schemes on every test program. The eager creation 
scheme is preferred because sometimes very large contiguous domains may appear 
in users' programs. 
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Table 3 
Benchmark: on-demand creation of bit vectors 
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Benchmark Eager creation Lazy creation Unoptimized 
tl Heap Trail t2 Heap Trail t3 Heap Trail 
send 0.019 460 0 0.019 460 0 0.019 472 0 
eqlO 0.334 1728 162 0.334 1728 162 {).345 1756 162 
eq20 0.519 3636 0 0.519 3636 0 0.528 3664 0 
queen(4) 0.014 440 0 0.1)14 452 0 0.013 444 0 
queen(6) 0.042 964 0 0.042 996 0 0.042 968 0 
queen(8) 0.101 1656 0 0.101 1708 0 0.101 1660 0 
queen(l.0) 1.400 3208 780 1.400 3276 780 1.397 3212 780 
queen(12) 92.183 5404 1764 92.177 5484 1764 92.062 5408 1764 
magic(3) 0.074 2044 0 0.074 2044 0 0.077 2252 (1 
magic6) 0.791 13 512 0 0.791 13 512 0 (I.822 14 100 (1 
magic(9) 2.909 41 476 0 2.908 41 480 0 3.006 42 644 0 
magich(3) 0.086 2324 0 0.086 2324 0 0.090 2512 0 
magich(6) 0.411 9276 0 0.411 9276 0 0.429 9800 0 
magich(9) 1.210 24 280 0 1.210 24 280 0 1.260 25 368 0 
magich(15:) 2.544 47 596 0 2.543 47 596 0 2.644 49 432 0 
snow 20.846 3480 2292 20. 844 3480 2292 2 I. 871 6024 2292 
Test conditions: #proc -- 8192, eager nondeterministic derivation, no solitary memory access, no priority 
scheduling, no equalization/apportion. 
6.3. Lazy nondeterministic deri~,ation vs. eager nondeterministic derivation 
Somet imes  it is not  necessary or  even desirable to wait  for a dead lock  15 before a 
nondetermin is t ic  der ivat ion step is appl ied. Wi th  eager nondeterministic derivation, a
label ing process is moved to the ready queue whenever  deadlock of  any physical  par- 
t i t ion is detected. Lazy nondeterministie d rivation refers to the contro l  strategy in 
which a label ing process is moved to the ready queue only after the deadlock  o f  
all physical  part i t ions is detected. Eager nondeterministic derivation is chosen over  la- 
zy nondeterministic derivation for DPAM and we just i fy this choice using empir ical  
results (Table 4). 
F rom the results, we find that  lazy/eager nondetermin is t ic  der ivat ion is basical ly a 
processor  ut i l i zat ion/execut ion t ime tradeoff.  Eager  nondetermin is t ic  der ivat ion cre- 
ates part i t ions more  aggressively. As a result more  paral le l ism can be exploited,  lead- 
ing to better per formance.  It is wor th  not ing  that a l though lazy nondetermin is t ic  
der ivat ion reduces the number  o f  backtrack ings,  it does not  lead to any per fo rmance  
gain because of  a lower degree o f  paral lel ism. 
6.4. Execution profile 
We measure  the t ime spent in nondetermin is t ic  der ivat ion (ND) ,  constra int  solv- 
ing (C), backt rack ing  (BT) and everyth ing else (others),  which includes program ex- 
L5 In concurrent constraint programming, when all agents (i.e. atoms) block (i.e. suspend), adeadlock is
said to occur. Firebird resolves a deadlock by applying nondeterministic derivation. 
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Table 4 
Benchmark: lazy nondeterministic derivation vs. eager nondeterministic derivation 
Benchmark Lazy nondet, derivation Eager nondet, derivation 
t~ ND P BT t, ND P 
t2/ti 
BT 
send 0.019 2 4 0 0.019 2 4 0 1.00 
eql0 0.537 4 164 0 0.334 4 18l 8 0.62 
eq20 0.791 3 116 0 0.519 3 140 0 0.66 
queen(4) 0.016 "~ 6 0 0.014 2 6 0 0.88 
queen(6) 0.054 4 40 0 0.042 4 40 0 0.78 
queen(8) 0.201 7 416 0 0.101 7 548 0 0.50 
queen(10) 3.542 27 2397 I 1 1.400 27 2399 17 0.40 
queen(12) 209.056 952 4171 1027 92.183 971 4165 1191 0.44 
magic(3) 0.082 2 8 0 0.074 2 1 I 0 0.90 
magic(6) 0.814 2 32 0 0.791 2 38 0 0.97 
magic(9) 3.379 2 74 (/ 2.909 2 83 0 0.86 
magich(3) 0.086 2 7 0 0.086 2 7 0 1.00 
magich(6) 0.425 2 20 0 0.41 l 2 21 0 0.97 
magich(9) 1.284 2 42 0 1.210 2 45 0 0.94 
magich(12) 2.721 2 74 0 2.544 2 78 0 0.93 
snow 21.396 5511 8192 2595 20.846 5511 8192 2595 0.97 
Test conditions: #proc= 8192, eager bit vector creation, no solitary memory access, no priority sched- 
uling, no equalization/apportion. 
ecution, scheduling, etc. The backtracking time includes the time to update the 
choice point, unwind the trail and restore the process queues. The percentage time 
is shown in Table 5. The columns C, ND, BT and others should add up to 100%. 
FND, the execution time up to the first nondeterministic derivation step, is also 
shown in the same table, but it is not related to any other column. 
It is evident that constraint solving dominates execution time for large problems. 
This implies that compiler optimizations may not be as useful as an efficient con- 
straint solver. The magic series problem uses less time to solve constraints than other 
programs because a fair amount of time is spent in the boo l /3  predicate (refer to 
Section 2.6.2). In large problems, very little time is spent before the first nondeter- 
ministic derivation step, which is sequential. Hence most of the time is spent on par- 
allel execution. Nondeterministic derivation and backtracking overhead is almost 
negligible. 
6.5. Equalization and eq~portion 
The performance of equalization and apportion is shown in Table 6. Only pro- 
grams with backtracking are used because equalization and apportion are invoked 
only once when the number of processor elements is not enough for a nondetermin- 
istic derivation. The oz~erhead column indicates the percentage of time spent on 
equalization or apportion, 
• Although equalization and apportion and heavy operations which involve copy- 
ing entire heaps and stacks through the interprocessor communication etwork, 
the overhead is as serious as one would expect because they are used only once. 
Applying equalization or apportion more than once does not further reduce the 
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Table 5 
Benchmark: execution profile 
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75.0 78.0 2.5 0 19.5 
7.0 95.8 0.7 1.9 1.6 
16.2 98.1 (I.9 (1 1.0 
52.3 59.7 0.06 0 40.24 
35.8 72.7 0.(/6 1} 27.24 
25.8 80.6 0.05 {i 19.35 
2.9 91.3 3.4 2.7 2.6 
0.08 90.9 2.8 3.7 2.6 
40.6 57.1 0.9 0 42.0 
11.0 63.2 0.1 0 36.7 
6.0 60.4 0.04 0 39.56 
36.5 61.2 0.9 0 37.9 
19.7 66.6 0.3 0 33 1 
14.5 68.3 0.1 0 31.6 
11.3 68.5 0.06 I} 31 44 
0.17 62.1 5.2 10.3 22.4 
I cst conditions: #proc 8192, eager bit vector creatiom eager nondeterminislic derivation, no ~olitar) 
memory access, no priority scheduling, no equalization/apportion. All figures in %,. 
number of  backtrackings or execution time significantly, and we left out the unin- 
teresting results. 
• For  most programs, equal ization and apport ion does not significantly affect per- 
l\)rmance. For  queen(11) and queen(12), the number of  shares requested by par- 
tit ions in an apport ion is greater than the total number of processor elements 
(8192). Therefore, the apport ion operat ion is aborted, leading to very low over- 
head figures (the only overhead is that of  checking) but no effect on execution time 
and number of backtrackings. 
• For  queen(lO),  the degree of  parallel ism is improved by equalization and ap- 
port ion as can be seen in P, the number of  part it ions at the end of  execution. 
As a result, the number of  backtrackings is reduced and execution time is im- 
proved. 
• For  queen(9),  although the unoptimized benchmark shows 2313 partit ions, it is 
an indication of  poor  processor element uti l ization rather than an indication of  
a high degree of  parallel ism. Before equal ization or apport ion,  there are 2312 par- 
titions whose sizes ranges from 1 to 13 processor elements, but only 600 of  them 
have not succeeded or failed yet. An equal ization or an apport ion frees up the 
1712 useless part it ions (total ing 5953 processor elements). Similarly, eq l0  has a 
lot of failed part it ions which go treed up in equalization or an apport ion.  For  
all the other programs, most part it ions are still active at the point of  equal ization 
or apport ion,  and the number of  part i t ions fl'eed is insignificant. 
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Table 6 
Benchmark: equalization and apportion 
Benchmark Using apportion Using equalization No equaliza- 
tion or appor- 
tion 
tl Overhead (%) t3/tl t2 Overhead (%) t3/t2 t3 
eql0 0.293 10.2 1.17 0.288 8.5 1.19 0.344 
queen(9) 0.202 22.6 0.90 0.199 22.5 0.91 0.182 
queen(10) 1.066 5.7 1.44 1.089 6.1 1.41 1.540 
queen(ll) 15.545 0.007 1.00 15.154 . 0.7 1.03 15.544 
queen(12) 106.229 0.001 1.00 104.437 0.2 1.02 106.227 
snow 20.847 0.005 1.00 20.944 0.5 1.00 20.846 
P BT P BT P BT 
eql0 99 0 99 0 181 8 
queen(9) 770 0 770 0 2313 3 
queen(10) 3936 15 3924 16 2399 17 
queen(11) 2763 158 2779 164 2763 158 
queen(12) 4161 1201 4183 1154 4161 1201 
snow 8192 2595 8192 2595 8192 2595 
Test conditions: 4¢proc = 8192, eager bit vector creation, eager nondeterministic derivation, o solitary 
memory access, no priority scheduling. 
6.6. Uniprocessor performance 
We measure the performance of our data-parallel implementation a DECmpp 
12 000 Sx-100 massively parallel computer, but using only one processor element. 16 
The result is compared with CHIP  version 3.2 on a DECstat ion 3100. 17 The CHIP  
benchmark is obtained using generalized forward checking but no first fail heuristics. 
The Firebird system is modified to apply nondeterministic derivation (i.e. labeling) to 
domain variables in the order they are created. These ensure that the order of label- 
ing of CHIP  is the same as that of Firebird. The result is given in Table 7. Except for 
the magic series problem, the results indicate that our implementation, when restrict- 
ed to run on only a single processor element, has poor performance compared to 
CHIP.  The magic series problem has good performance because Firebird is a concur- 
rent language which allows a different formulation of the problem using entailment 
(ask) constraints [7,35] (see Section 2.6.2). 
We attribute this to the deficiency of our implementation platform. We profile our 
execution and find that an average machine instruction requires about 10 machine 
cycles to execute on our 12.5 MHz DECmpp 12 000 Sx-100. In general, most sequen- 
tial instructions require only 1 machine cycle to execute, while some parallel instruc- 
tions take several hundred cycles. Table 8 lists the average execution time, in 
16 We are referring to one of the 8192 processor elements which execute slower parallel instructions. The 
array control unit (ACU) which despatches in tructions toall processor elements is much faster than any of 
the individual processor elements. 
17 DECstation 3100 has a MIPS R2000 processor running at 16.67 MHz. Estimated SPECint92 is 8.4. 
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Table 7 
Benchmark: uniprocessor performance 
137 
Benchmark Firebird 
tL ND BT 
CHIP 12//tl 
t2 
send 0.028 2 3 0.t107 (/.25 
eqlO 4.720 21 163 0.660 0.14 
eq20 5.153 13 115 0.848 0.16 
queen(4) 0.028 3 5 0.007 0.25 
queen(6) 0.239 27 39 0.047 0.20 
queen(8) 3.172 265 415 0.512 0.16 
queen( i0 ) 60.002 4229 6665 8.547 0.14 
queen(12) 211.948 
magic(3) O. 110 2 7 0.051 0.46 
magic(6) 2.128 5 31 6.378 3.00 
magich(3) O. 127 2 6 0.058 0.46 
magich(6) 1.112 4 19 2.422 2.18 
magich(9) 4.747 7 41 140.886 29.68 
snow 234.218 84 874 32 974 21.790 0.09 
Test conditions: #proc= 1, eager bit vector creation, eager nondeterministic derivation, no solitary 
memory access, no priority scheduling, no equalization/apportion. 
Table 8 
Execution time of machine instructions (in machine cycles) 
Parallel instructions Sequential instructions 
1d32 79.0 mov32 18.9 cmov32 1.0 
1d32 (indirect) 224.6 add32 24.9 cadd32 1.0 
st32 74.3 mu132 245,6 clea32 1.0 
st32 (indirect) 197.0 div32 422.9 cld32 5.2 
ldso132 18.6 mod32 469.3 cst32 6.3 
ldso132 (indirect) 43.5 shl132 63.9 cjmp 3.2 
machine cycles, of  a number of machine instructions. All operands of  the instruc- 
tions tested are registers. Each machine instruction in DECmpp has only 2-operands. 
Sometimes two 2-operand instructionsare required to perform the same task as a 
single 3-operand instruction typical of  modern RISC architectures. 
Furthermore, we found that some other instruction sequences can be replaced by 
a single instruction on a RISC computer. ~8 For these reasons, we estimate that a 
single processor element of our implementation platform is about 50 times slower 
than an average workstation. The same result is observed in the implementation 
of SIMD MultiLog [36]. 
18 For example, a conditional branch. One instruction is used to move each processor's flag to the 
contingent bit. The next instruction obtains the global or-ing of all contingent bits and stores the result in 
the carry flag of the host. The last instruction is the actual branch. 
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Table 9 
Benchmark: n-queens performance onan old implementation on MasPar MP-2 
n 4 5 6 7 8 
MP-1 13.0 19.9 28.3 38.2 49.6 
MP-2 6.7 10.3 14.7 19.8 25.7 
Notice that our implementation is only 7 times slower in the worst case of the 
benchmark suite on such a slow machine. This indicates that our implementation 
is very efficient as a sequential implementation. The efficiency comes from the com- 
pilation of finite domain constraints and our native code generation. 
One could always enhance the speed of individual processor elements to get 
around this problem. We test an earlier version of Firebird on a newer model, Ma- 
sPar MP-2, which is binary compatible with the DECmpp 12 000 Sx-100 we are cur- 
rently using, and found that it is about 2 times faster on the n-queens problem. 19 See 
Table 9. 
6. 7. Solitary mode 
On our implementation platform, DECmpp, 16 processor elements form a cluster 
and share a single 8-bit memory port. We would prefer each processor element o 
have its own 32-bit memory port, giving 64 times of memory bandwidth, in order 
to be competitive with a workstation. Although we use the overlapping feature of 
DECmpp so that memory access can be performed in parallel with other machine 
instructions whenever possible, a concurrent constraint programming system is so 
memory intensive that performance is completely dominated by memory access time. 
We introduce a solitary mode to alleviate this memory bottleneck. Only one pro- 
cessor element in each cluster is used, so that the processor element has exclusive ac- 
cess to the memory port. Each ld (load) and st  (store) instruction is replaced by the 
corresponding solitary equivalent ( ldso l  and stsol) .  The performance of 512 pro- 
cessor elements in solitary mode is compared with 8192 processor elements in normal 
mode (Table 10). From Table 8, a solitary memory instruction is4-5 times faster. By 
improving the speed of memory access alone a speedup of 1.5 is attained (despite 
some memory instructions are executed in background). The advantage of solitary 
mode is lost when 512 processor elements are not enough and backtracking is re- 
quired, as in eql0, neq20, queen(8) and queen(10). 
6.8. Heap consumption of the heap Jrame scheme 
The heap frame scheme (Section 4.1.3) is aimed at improving memory access time 
when building heap terms. However, it has the drawback that sometimes heap frag- 
mentation occurs. Let H~ be the heap consumption (in bytes) when the heap frame 
19 The manufacturer claims aspeedup ofup to 4.5, without any modifications to the program. The exact 
reason why we obtain only a speedup of 2 is unknown, but we suspected that his is because memory 
throughput was made only 2 times faster, and our system isvery memory intensive. 
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Table 10 
Benchmark: solitary mode performance 
130 
Benchmark Solitary (#proc - 512) Normal (#proc -  8192) t,/'t~ 
t~ ND P BT t2 ND P BT 
send 0.014 2 4 1) 0.019 2 4 0 1.36 
eql0 0,701 6 76 28 0.334 6 76 9 0.48 
eq20 0.757 3 58 10 0.519 3 140 0 0.69 
queen(4) 0.009 2 6 0 11.1114 2 6 0 1.56 
queen(6) 0.028 4 40 0 0.042 4 40 0 1.50 
queen(8) 0.157 11 182 4 0.101 7 548 0 0.64 
queen(10) 3.957 133 366 191 1.400 27 2399 17 0.35 
queen(12) 92.183 971 4165 1191 
magic(3) 0.051 2 11 0 0.074 2 11 0 1.45 
magic(6) 0.514 2 38 0 0.791 2 38 0 1.54 
magic(9) 1.957 2 83 0 2.909 "~ 83 0 1.49 
magich(3) 0.060 2 7 0 0.086 2 7 0 1.43 
magich(6) 0.282 2 21 0 /I.411 '~ 21 0 1.46 
magich(9) 0,833 2 45 0 1.210 2 45 0 1.45 
magich(12) 1.787 2 78 0 2.544 2 78 11 1.42 
snow 59.529 22 480 512 9682 20.846 5511 8192 2595 0.35 
Test conditions: eager bit vector creation, eager nondeterministic derivation, no priority scheduling, no 
equaliza/ion/apportion. 
scheme is used, and H2 by the heap consumption when the heap frame scheme is not 
used (each physical partition may have a different value, but we take the highest val- 
ue). We define fragmentation as 
H I -- H 2 frag - 
Hj 
Our results indicate that fragmentation occurs only in some of our benchmark 
programs (Table 11). From Table 8, we find that a direct addressing 32-bit store in- 
struction (st32) is 2.7 times faster than its local indirect addressing counterpart. We 
have also shown in Section 6.7 that memory access time has a great impact on sys- 
tem performance. Therefore, we believe that the slight memory overhead of the heap 
fi-ame scheme is acceptable. 
Table 11 
Benchmark: heap fragmentation 
Benchmark frag Benchmark flag Benchmark flag 
send 0 queen(10) 0.1085 magich(6) 0.0121 
eql0 0 queen(12) 0.1399 magich(9) 0.0527 
eq20 0 magic(3) 0.0196 magich(12) 0.0619 
queen(4) 0 magic(6) 0.0598 snow (1 
queen(6) 0 magic(9) 0.0769 
queen(8) 0.0145 magich(3) 0.0103 
Test conditions: #proc -  8192. eager bit vector creation, eager nondeterministic derivation, no solitary 
memory access, no priority scheduling, no equalization/apportion. 
140 B.-M. Tong, H.-F. Leung I J. Logic Programming 35 (1998) 103 150 
6. 9. Priority scheduling 
One way to increase the degree of parallelism is to schedule those processes re- 
sumed by a labeling process ahead of all the others. We have implemented a proto- 
type of this priority scheduling scheme on top of our system and its effect on 
performance is measured (Table 12). 
Priority scheduling is faster on average, with the best performance on the n-queens 
problem. A possible explanation is as follows. A suspended process p is resumed 
whenever resumption is needed in one or more of the partitions (let the set of such 
partitions be S). By the time p gets scheduled, p is executed in the other partitions 
(where S denotes the set of partitions not in S) as well as S. On a data-parallel com- 
puter, efficiency is independent of the number of active partitions. Therefore, it does 
not matter whether p is executed in S only or in both S and S. In the best case, 
entails enough information for the unblocked execution ofp by the time p gets sched- 
uled. Otherwise, p must suspend again. 
After a labeling operation, for each process p resumed by the instantiation of the 
domain variable, usually all partitions entail enough information for the unblocked 
execution of p. p does not need to suspend again and executing p results in higher 
processor utilization than executing other resumed processes. It is advantageous to
schedule p ahead of all other resumed processes because p may enrich the constraint 
stores of all partitions in such a way that other resumed processes may execute un- 
blocked, too. The reverse is not true because other resumed processes may enrich the 
constraint stores of only some of the partitions. 
Table 12 
Benchmark: priority scheduling 
Benchmark Priority scheduling 
t~ ND P BT 
w/o Priority scheduling t2/tl 
t2 ND P BT 
send 0.019 2 4 0 0.019 2 4 0 1.00 
eql0 0.299 4 226 0 0.334 4 181 8 1.12 
eq20 0.429 3 138 0 0.519 3 140 0 1.21 
queen(4) 0.013 2 6 0 0.014 2 6 0 1.08 
queen(6) 0.034 4 46 0 0.042 4 40 0 1.24 
queen(8) 0.075 7 564 0 0.101 7 548 0 1.35 
queen(10) 0.827 27 2530 14 1.400 27 2399 17 1.69 
queen(12) 57.264 952 4178 1027 92.183 971 4165 1191 1.61 
magic(3) 0.076 2 8 0 0.074 2 11 0 0.97 
mag±c(6) 0.698 2 38 0 0.791 2 38 0 1.13 
magic(9) 3.204 2 83 0 2.909 2 83 0 0.91 
magich(3) 0.090 2 7 0 0.086 2 7 0 0.96 
magich(6) 0.463 2 22 0 0.41 l 2 21 0 0.89 
magich(9) 1.315 2 45 0 1.210 2 45 0 0.92 
magich(12) 2.729 2 78 0 2.544 2 78 0 0.93 
snow 20.410 5511 8192 2595 20.846 5511 8192 2595 1.02 
Test conditions: #proc= 8192, eager bit vector creation, eager nondeterministic derivation, no solitary 
memory access, no equalization/apportion. 
B.-M. Tong, H.-F Leung / J. Logic" Programming 35 /1998) 103 150 141 
6.10. Eflect of the number of processor eh'ments on petJbrmance 
Fig. 14 shows the execution time of n-queens, for 4 ~< n <~ 12, with 1-8192 proces- 
sor elements. We use priority scheduling because it is particularly suitable for the n- 
queens problem. We do not have enough memory (each processor element has only 
64K bytes) to run 13-queens. Some data points are missing from Fig. 14 for the same 
reason. This is only the limitation of the particular implementation platform we are 
using, but not a limitation of Firebird or DPAM. 
The speed up of 7-queens levels at about 15, but 512 processor elements are re- 
quired to obtain this speed up. The reason for this is that the processor elements 
are divided evenly in a nondeterministic derivation step, which may not be the opti- 
mal processor allocation strategy. Furthermore, a processor element will remain idle 
after failure until the system backtracks. 
We obtain a maximum speed up of 121 for 9-queens. Due to space limitations, we 
have only analyzed the performance of n-queens in detail, but not all other programs 
exhibit a similar behavior to n-queens. 
6. I1. Change o/ the degree of parallelism during execution 
We are interested in the change of the degree of parallelism during execution. We 
count the number of active partitions when each constraint is evaluated and plot the 
graph in Fig. 15. We do not include anything before the first nondeterministic der- 
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Test conditions: #proc=8,192, eager bit vector creation, eager nondeterministic 
derivation, no solitary memory access, priority scheduling, no equalization/apportion. 
Fig. 15. Execution trace of 8-queens, @proc = 8192. 
1. there can only be a single active partition, and 
2. execution time before the first nondeterministic derivation is only a small portion 
of the total execution time. 
Furthermore, since we have found out that priority scheduling can improve the 
performance of the system, we use it when obtaining the plot. Other parameters e- 
main unchanged. 
From the plot we can identify the nondeterministic derivation steps as sudden 
leaps in the degree of parallelism. A peak of 510 is attained. After that, the degree 
of parallelism drops because of the failure of some partitions. We are actually ap- 
proaching the theoretical limit of or-parallelism. Using or-parallelism alone the peak 
of 510 can never be exceeded, although the more flexible MIMD architecture may be 
able to exploit higher degrees of parallelism after that peak. 
We conclude that the inherent limitation of or-parallelism will show up in any 
massively parallel implementation. Degree of parallelism rises slowly at the begin- 
ning, making full utilization of processor elements impossible. After the peak is 
reached, some or-branches fail, again limiting the degree of parallelism and hence 
processor element utilization. 
Next, we show that when the number of processor elements is very small when 
compared to the number of or-branches, a reasonable processor element utilization 
can be maintained. For the 8-queens problem, 64 processor elements are just enough 
for the first two nondeterministic derivation steps. The plot is shown in Fig. 16. 
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Test conditions: ]#proc=64, eager bit vector creation, eager nondeterministic 
derivation, o solitary memory access, priority scheduling, no equalization/apportion. 
Fig. 16. Execution trace of 8-queens, #proc = 64. 
6.12. Remarks  
We have presented the implementation a d some preliminary experimental results 
of our massively parallel implementation f Firebird. We cannot draw any confirma- 
tive conclusions based on these results because the benchmark suite consists of only 
small problems. We do not have enough memory (each processor element of DEC- 
mpp has only 64K bytes) to solve large, real world problems. This is the limitation of 
the particular implementation platform we are using rather than a limitation inher- 
ent in Firebird or DPAM. 
The total amount of memory on DECmpp is 64K × 8192 = 512M bytes. It seems 
that this much of memory is adequate for all but the largest real-world problems. 
However. the only way to utilize all the memory is to spread the memory use of a 
single partition across several processor elements. Unfortunately, each processor el- 
ement can directly access only its own 64K bytes ot" memory. It can access the mem- 
ory of other processor elements only by sending a request and receiving the data 
through an interconnection network. Spreading the memory use of a single partition 
across several processor elements may incur an unacceptable communication over- 
head. 
With the limited experimental results we get, we observe that 
1. Our figures indicate that a speedup of 2 orders of magnitude is possible when 
we compare the performance using 8192 processor elements and the performance 
using a single processor element of the same machine. It seems at first glance that 
a speedup of 121 is disappointing iven that 8192 processor elements are used, but 
to the best of our knowledge, no other parallel implementation f a concurrent con- 
straint programming language has ever attained a speedup of 2 orders of magnitude. 
144 B.-M. Tong, ILL-F Leung / J. Logic Programming 35(1998) 103-150 
Furthermore, the shared-memory multiprocessor a chitecture, which is employed by 
most of the other parallel implementations of concurrent constraint languages, is
simply incapable of scaling to that level. In fact, the design of our data-parallel ab- 
stract machine is optimized for a maximum degree of parallelism, and is most suit- 
able in situations where resources are repleted and top performance is sought after. 
2. Data-parallel implementations eed specific optimizations like the on-demand 
creation of  bit vectors, eager nondeterministic derivation and priority scheduling. We 
have measured their effects on performance. Very little research as been done on 
optimizations specific to data-parallel implementations and it is an important direc- 
tion of future work. 
3. Our results indicate that most of the execution time is spent on constraint solv- 
ing. The overheads of nondeterministic derivation and parallel backtracking is neg- 
ligible. 
4. Although a massively parallel computer has thousands of processor elements, 
each individual processor element is very slow. Smith estimates that an individual 
processor element of DECmpp is 50 times slower than the average workstation 
[36]. A factor of 50 in the degree of parallelism is always lost. Our Firebird imple- 
mentation on a single processor element of DECmpp is only about 4 7 times slower 
than a CHIP implementation a DEC 3100 workstation (Section 6.6), very good 
compared to the expected slow down of 50. This is achieved by a native code com- 
piler and various small optimizations. 
5. In Figs. 15 and 16 we observe the characteristics of or-parallelism when the 
number of processor elements i large. More investigation is needed and a thorough 
understanding of large-scale or-parallelism is crucial to massively parallel implemen- 
tations. 
7. A comparison with SIMD MultiLog 
SIMD MultiLog [36] is another or-parallel system implemented on MasPar MP-1 
(equivalent to the DECmpp we are using). A new disj operator is introduced. Solu- 
tions to a disjunctive goal disj G are collected. The solutions form a disjunctive set of 
environments and goals appearing after G can be executed in these environments in 
parallel. On the other hand, no special anguage constructs are needed in Firebird. 
The work of Kanada et al. [24], SIMD MultiLog and Firebird all execute goals 
over a disjunctive set of environments, 20 exploiting or-parallelism. The work of 
Kanada et al. [24] relies on a vectorizing compiler, MultiLog uses solution aggrega- 
tion and in Firebird the environments fall out of the labeling operation on domain 
variables naturally. 
Like our approach, MultiLog has the advantage that traditional compilation 
techniques are applicable. Furthermore, in MultiLog, engine variables which reside 
on the host computer are distinguished manually from multi variables which reside 
on the processor elements. This leads to higher time and space efficiency. See Smith's 
paper [37] for a theoretical analysis of the resulting performance gain. Automatic 
20 An environment i  MultiLog is analogous toa partition in Firebird. 
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compilation of the engine/multi distinction is possible and there is no inherent ech- 
nical difficulty to add it to Firebird. 
Smith points out that environment copying is a performance bottleneck of the cur- 
rent MasPar implementation of SIMD MultiLog [36]. This is because nvironment 
copying involves moving entire heaps and stacks using interprocessor communica- 
lion and environment copying is needed every time new or-parallel branches are cre- 
ated. Firebird avoids this overhead by mapping logical partitions to identical 
physical partitions. In a nondeterministic derivation step the physical partitions 
are divided among the possible alternatives in the domains of the labeled domain 
variables. For load balancing, Firebird has copying operations called equalization 
and apportion, but they are used sparingly. Experiments how that the overhead 
of apportion and equalization is usually only a small percentage of total execution 
time. However, there is no technical difficulty to incorporate our processor element 
mapping technique to SIMD MultiLog, and we would expect a significant perfor- 
mance gain. 
It may be inappropriate to compare the performance of SIMD MultiLog with 
that of Firebird because the former is a logic programming system but the latter is 
a concurrent constraint programming system. However, there is no better system 
for comparison because as far as we know there are no other data-parallel concur- 
rent constraint programming systems beside Firebird, and SIMD MultiLog is imple- 
mented on the same platform as Firebird. 
When the execution time of SIMD MultiLog using 8192 processor elements and 
that of uniprocessor MultiLog using a DECstation 5000 are compared, 10 out of the 
13 programs in a benchmark suite (Path, Sat, Tri, WIM, Knight, Waltz, ll-Bratko, 
Cube, ll-queens, Costas) have a speedup of 2.5 or less. The remaining 3 are 20 hits 
(28.8), 20 bits-pal (23.8), 20 bits-pal-n (23.3) [38]. n bits-pal is a program which gives 
all n-bit strings which are palindromic (by generate and test, not unification) and n 
hits-pal-n is the same program except hat na'ive reverse is used. 
We conclude that SIMD MultiLog attains excellent speedup in some special cases. 
This is because, for example, the n bits-pal-n benchmark forks 8192 branches very 
quickly using simple generate-and-test and na'ive reverse applied in parallel gives rise 
to a very high speedup. Firebird, on the other hand, is up to 20.3 times faster than a 
workstation implementation f CHIP (9-queens) on DECstation 3100. Before taking 
these speedup figures on face value, the reader should note that we are unable to test 
the two systems under similar conditions. The Firebird comparison is with a com- 
mercial implementation, which is probably of higher quality than Smith's implemen- 
tation of uniprocessor MultiLog. However, uniprocessor MultiLog is executed on a 
much faster workstation. It is uncertain whether these two factors cancel oul each 
other. 
Many implementation techniques of one system can be applied to the other and 
the combination of both SIMD MultiLog and Firebird is probably more powerful 
than either alone. 
Beside SIMD MultiLog, there are many other implementation schemes of logic 
programming systems (without constraints) on data-parallel computers, including 
[3,4,21,23,32,33,4548,19], but we lack the space to compare ach of them to Fire- 
bird. Some of the comparisons can be found in Tong's thesis [41]. There is an imple- 
mentation of A TMS on SIMD computers [18] but it is not in the logic programming 
or concurrent constraint programming frameworks. 
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8. Conclusions 
8.1. Contributions 
1. We propose a new concurrent constraint logic programming language called 
Firebird. Committed-choice indeterminism and don't know nondeterminism are in- 
tegrated by the Firebird computation model. Indeterministic derivation consists of 
guard test, commit and spawn in the same manner as committed-choice oncurrent 
constraint programming languages. In a nondeterministic derivation step, one of the 
d-variables in the constraint store is selected and labeled, and each possible value in 
its domain is attempted in an or-parallel fashion. 
2. We devise, to the best of our knowledge, the first data-parallel xecution model 
for a concurrent constraint programming language. In a labeling operation, the la- 
beled domain variable becomes a vector of all possible values of its domain. Goals 
and constraints take these argument vectors arising from the labeling operation 
for the exploitation of data-parallelism. To reduce inter-processor communication, 
a logical partition is mapped to a number of identical physical partitions. Each phys- 
ical partition corresponds to a single processor element. 
3. The data-parallel abstract machine is designed to implement our data-parallel 
execution model. A substantial subset of Firebird has been implemented on a DEC- 
mpp massively parallel computer and we investigate its performance under a variety 
of conditions. 
8.2. Limitations 
Just like a vectorizing Fortran compiler is targeted towards numerical problems, 
the data-paralM execution model of Firebird is aimed towards constraint satisfac- 
tion problems and only domain-variable-based or-parallelism is provided. Although 
clause-based or-parallelism can be emulated by domain-variable-based or-parallel- 
ism, it is not efficient in a data-parallel setting. Consider the following example: 
p(x) :- x=01a,  b, 
p(X):-x  lc, d, 
p(X) :- X :21e; f .  
The processes a to f cannot be executed in parallel under our data-parallel xecu- 
tion model. Furthermore, the processor elements cannot be fully utilized - only some 
of the processor elements execute ach clause. Compile-time optimizations are effec- 
tive only when two or more clauses have the same procedure in the body. 
We argue that this is a limitation of the SIMD architecture ather than a limitation of 
Firebird or its execution model. For instance, we could write a Fortran statement like 





Clearly, a Fortran 90 compiler could not make A and B execute in parallel either, 
in general. 
B.-M. Ton~, H.-I'( Leung / J. Logic Pr(,.~rammilzg 35 : lgCkS') 1#3 15# 147 
We can get around this problem if we build an interpreter which executes the in- 
structions of a, c and e simultaneously, effectively emulating a M IMD machine using 
a SIMD machine. We have to store a copy of the program in each processor and in- 
terpretation introduces ignificant overhead, even for programs which do not have 
this problem. Therefore, the issue can be considered an overhead/degree of parallel- 
ism trade-off. Refer to Fleng [33] for an and-parallel concurrent logic programming 
system taking the interpretation approach. 
,~'.3. Futm'e u'or/< 
&3.1. La/)eliJTg 
Since the size of the domains may be different in each partition, traditional heu- 
ristics such as the first-tail principle no longer works. Currently, our implementation 
is based on generalized forward checking. We are looking for new control strategies 
which do not depend on the domain size to make decisions. For example, we can 
choose the most recently changed domain variable to set up a choice point, etc. A 
performance study is needed to be carried out to evaluate such possibilities. 
Firebird offers only rudimentary user control over the labeling operation. The 
user cannot control any other thing than whether a domain variable should be la- 
beled. We did not follow CHIP [17] because the introduction of the labeling predi- 
cate J.ndorna±n/1 into a concurrent language without any top down, lefl-to-right 
execution order will not give the user any more control over the labeling operation 
than the nondeterministic derivation of the Firebird computation model. Since the 
±ndorna±n/1 predicates will not follow any top down, left-to-right execution order 
either, it is irrelevant o order the -i ndoma±n/ J_ predicates m a program. Finite do- 
main constraints in Andorra-I [20] does not have this problem because the lop 
down, left-to-right execution order is preserved lk)r nondeterminate goals. In an x. 
case, the best solution is a mechanism l'or user-detined eadlock handlers, like that 
of Pandora [2]. System predicates giving information on domain size. maximum. 
minimum and range can be provided to be called b\  the user-defined eadlock han- 
dler. 
On the other hand, we n-my use a plain forward checking strategy, which is auto- 
matic and does not require any user intervention. The system may simply avoid any 
suspension by labeling on-the-fly the variable which would cause a constraint or at- 
om to suspend. 
Modifying the labeling operation itself is also a possible direction of future work. 
For instance, we may just divide the dolnain of the labeled variable into two ol- more 
equal parts. We may also divide the domain into contiguous chunks (e.g. if the do- 
main is { 1.2.3.7.8.9.11,12} we may divide it into { I. 2.3}. {7.8, 9} and { 11,12}. In 
the finite domain part of CLP(BNR) [5], a disequality constraint causes a contiguous 
interval to be split into two intervals. It is expected that this can be implemented on a 
data-parallel machine as follows: every disequality constraint causes a labeling oper- 
ation so that the two resulting intervals can be processed in parallel. 
8.3.2. Paral/el domain consistency 
Let c be a constraint and _r be a domain variable appearing in c. We rewrite c m 
term of.r and by reasoning oll variation intervals the minimum and the maximum 
possible values of.v can be found. Values outside this range are eliminated and this 
148 B.-M. Tong, H.-F. Leung / J. Logic" Programming 35(1998) 103 150 
method is called interval consistency. However,  it is not guaranteed to rule out all in- 
valid values. Using the domain  consistency technique, each combinat ion of possible 
values of  the domain variables is attempted. This is more effective in el iminating in- 
valid values but consumes more execution time. Unl ike cc(FD) [52] in which the pro- 
grammer has to specify whether interval consistency or domain consistency is to be 
used, a F i rebird implementat ion may choose between the two (or some intermediar-  
ies) depending on processor elements availabil ity. I f  there are enough processor ele- 
ments, each part i t ion will check domain consistency in parallel, resulting in another 
kind of  data-paral le l ism which can be exploited apart  from or-paral lel ism. 
8.3.3. Other possible future work 
We still need a data-paral le l  garbage collector and a more sophist icated join algo- 
rithm for compi lat ion.  On the other hand, we may investigate the possibi l ity of  other 
kinds of  data-level parallel ism. 
Lee's thesis [27] on f loating-point interval ar ithmetic is another viable candidate 
for massively paral lel  implementat ion.  The Firebird computat ion model  can be 
adapted to model  the domain splitting operation, in which a f loating-point interval 
is split and each sub-interval is attempted by backtracking or in parallel. 
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